Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

A distributed shared memory multiprocessor: ASURA -- memory and cache architectures

Book ·
OSTI ID:46268

ASURA is a large scale, cluster-based, distributed, shared memory, multiprocessor being developed at Kyoto University and Kubota Corporation. Up to 128 clusters are interconnected to form an ASURA system of up to 1024 processors. The basic concept of the ASURA design is to take advantage of the hierarchical structure of the system. Implementing this concept, a large shared cache is placed between each cluster and the inter-cluster network. The shared cache and the shared memories distributed among the clusters form part of ASURA`s hierarchical memory architecture, providing various unique features to ASURA. In this paper, the hierarchical memory architecture of ASURA and its unique cache coherence scheme, including a proposal of a new hierarchical directory scheme, are described with some simulation results.

OSTI ID:
46268
Report Number(s):
CONF-931115--
Country of Publication:
United States
Language:
English

Similar Records

Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors
Conference · Fri Dec 30 23:00:00 EST 1994 · OSTI ID:87654

Bus and cache memory organizations for multiprocessors
Thesis/Dissertation · Sat Dec 31 23:00:00 EST 1988 · OSTI ID:6090038

Effectiveness of caches and data prefetch buffers in large-scale shared-memory multiprocessors
Thesis/Dissertation · Wed Dec 31 23:00:00 EST 1986 · OSTI ID:6445579