Optimal neural computations require analog processors
Conference
·
OSTI ID:334348
This paper discusses some of the limitations of hardware implementations of neural networks. The authors start by presenting neural structures and their biological inspirations, while mentioning the simplifications leading to artificial neural networks. Further, the focus will be on hardware imposed constraints. They will present recent results for three different alternatives of parallel implementations of neural networks: digital circuits, threshold gate circuits, and analog circuits. The area and the delay will be related to the neurons` fan-in and to the precision of their synaptic weights. The main conclusion is that hardware-efficient solutions require analog computations, and suggests the following two alternatives: (i) cope with the limitations imposed by silicon, by speeding up the computation of the elementary silicon neurons; (2) investigate solutions which would allow the use of the third dimension (e.g. using optical interconnections).
- Research Organization:
- Los Alamos National Lab., Div. of Space and Atmospheric Sciences, NM (United States)
- Sponsoring Organization:
- USDOE Assistant Secretary for Human Resources and Administration, Washington, DC (United States)
- DOE Contract Number:
- W-7405-ENG-36
- OSTI ID:
- 334348
- Report Number(s):
- LA-UR--98-3325; CONF-9809118--; ON: DE99002277
- Country of Publication:
- United States
- Language:
- English
Similar Records
2D neural hardware versus 3D biological ones
A programmable analog neural network processor
On limited fan-in optimal neural networks
Conference
·
Wed Dec 30 23:00:00 EST 1998
·
OSTI ID:304136
A programmable analog neural network processor
Journal Article
·
Thu Feb 28 23:00:00 EST 1991
· IEEE Transactions on Neural Networks (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6149396
On limited fan-in optimal neural networks
Conference
·
Sat Feb 28 23:00:00 EST 1998
·
OSTI ID:654140