Performance evaluation of the SGI Origin2000: A memory-centric characterization of LANL ASCI applications
                            Conference
                            ·
                            
                            
                            
                    
                                
                                OSTI ID:292853
                                
                            
                        In this paper the authors compare single processor performance of the SGI Origin and PowerChallenge and utilize a previously reported performance model for hierarchical memory systems to explain the results. Both the Origin and PowerChallenge use the same microprocessor (MIPS R10000) but have significant differences in their memory subsystems. Their memory model includes the effect of overlap between CPU and memory operations and allows them to infer the individual contributions of all three improvements in the Origin`s memory architecture and relate the effectiveness of each improvement to application characteristics.
- Research Organization:
- Los Alamos National Lab., Computing, Information, and Communications Div., NM (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- W-7405-ENG-36
- OSTI ID:
- 292853
- Report Number(s):
- LA-UR--97-3464; CONF-971138--; ON: DE98000348
- Country of Publication:
- United States
- Language:
- English
Similar Records
                                
                                
                                    
                                        
                                        Performance characterization and validation of ASCI applications: A memory centric view
                                        
An empirical hierarchical memory model based on hardware performance counters
Development and Validation of a Hierarchical Memory Model Incorporating CPU- and Memory-Operation Overlap
                        
                                            Conference
                                            ·
                                            Wed Oct 01 00:00:00 EDT 1997
                                            
                                            ·
                                            OSTI ID:532536
                                        
                                        
                                        
                                    
                                
                                    
                                        An empirical hierarchical memory model based on hardware performance counters
                                            Conference
                                            ·
                                            Tue Sep 01 00:00:00 EDT 1998
                                            
                                            ·
                                            OSTI ID:674716
                                        
                                        
                                        
                                    
                                
                                    
                                        Development and Validation of a Hierarchical Memory Model Incorporating CPU- and Memory-Operation Overlap
                                            Conference
                                            ·
                                            Tue Dec 30 23:00:00 EST 1997
                                            
                                            ·
                                            OSTI ID:621718