Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

SiIicon Strip Detector (SSD) System Test Software Guide

Technical Report ·
DOI:https://doi.org/10.2172/2568727· OSTI ID:2568727
 [1];  [2];  [3]
  1. Duke Univ., Durham, NC (United States)
  2. Univ. of Arizona, Tucson, AZ (United States)
  3. Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
The primary goals of the SSD system diagnostic tests are to exercise as of much of the SSD hardware as possible and to exercise that hardware in a manner similar to the way it will be used in the experimental environment. The hardware includes a FASTBUS crate with SSD backplane, Postamp Comparator module (PC), Delay Encoder (DE), Sequencer (SE), and Master Timing Controller (MTC). A FSCC is used as the system control and data handling device as well as the processor running the diagnostic code.
Research Organization:
Univ. of Arizona, Tucson, AZ (United States); Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States); Duke Univ., Durham, NC (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
89243024CSC000002
OSTI ID:
2568727
Report Number(s):
FERMILAB-TM--2859; oai:inspirehep.net:2924209
Country of Publication:
United States
Language:
English

Similar Records

SiIicon Strip Detector System Single Board Diagnostic Tests
Technical Report · Sun Nov 11 19:00:00 EST 1990 · OSTI ID:2568728

Module and Crate Subsystem Test Hardware Configuration: HN 102
Technical Report · Mon Jun 10 00:00:00 EDT 1991 · OSTI ID:2510809

Draft Specification Postamp / Comparator (Discriminator) Version 2.3
Technical Report · Wed Mar 29 23:00:00 EST 1989 · OSTI ID:2479782