A Modular 512-Channel Neural Signal Acquisition ASIC for High-Density 4096 Channel Electrophysiology
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
The complexity of information processing in the brain requires the development of technologies that can provide spatial and temporal resolution by means of dense electrode arrays paired with high-channel-count signal acquisition electronics. In this work, we present an ultra-low noise modular 512-channel neural recording circuit that is scalable to up to 4096 simultaneously recording channels. The neural readout application-specific integrated circuit (ASIC) uses a dense 8.2 mm × 6.8 mm 2D layout to enable high-channel count, creating an ultra-light 350 mg flexible module. The module can be deployed on headstages for small animals like rodents and songbirds, and it can be integrated with a variety of electrode arrays. The chip was fabricated in a TSMC 0.18 µm 1.8 V CMOS technology and dissipates a total of 125 mW. Each DC-coupled channel features a gain and bandwidth programmable analog front-end along with 14 b analog-to-digital conversion at speeds up to 30 kS/s. Additionally, each front-end includes programmable electrode plating and electrode impedance measurement capability. We present both standalone and in vivo measurements results, demonstrating the readout of spikes and field potentials that are modulated by a sensory input.
- Research Organization:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Organization:
- National Institutes of Health (NIH); USDOE
- Grant/Contract Number:
- AC02-05CH11231
- OSTI ID:
- 2470579
- Journal Information:
- Sensors, Journal Name: Sensors Journal Issue: 12 Vol. 24; ISSN 1424-8220
- Publisher:
- MDPI AGCopyright Statement
- Country of Publication:
- United States
- Language:
- English
Similar Records
Design and Measurement of a Low-Noise 64-Channels Front-End Readout ASIC for CdZnTe Detectors
First test results of the trans-impedance amplifier stage of the ultra-fast HPSoC ASIC
TARGET: A multi-channel digitizer chip for very-high-energy gamma-ray telescopes
Conference
·
Wed Jul 01 00:00:00 EDT 2015
·
OSTI ID:22531459
First test results of the trans-impedance amplifier stage of the ultra-fast HPSoC ASIC
Journal Article
·
Tue Jan 31 23:00:00 EST 2023
· Journal of Instrumentation
·
OSTI ID:2420008
TARGET: A multi-channel digitizer chip for very-high-energy gamma-ray telescopes
Journal Article
·
Thu Aug 11 00:00:00 EDT 2011
· Submitted to Nuclear Instrumentation and Methods (NIM)
·
OSTI ID:1023776