CMOS-Based Single-Cycle in-Memory XOR/XNOR

Alam, Shamiul; Hutchins, Jack; Shukla, Nikhil; Asifuzzaman, Kazi; Aziz, Ahmedullah

doi:10.1109/access.2024.3384752

CMOS-Based Single-Cycle in-Memory XOR/XNOR

Journal Article · Wed Apr 03 00:00:00 EDT 2024 · IEEE Access

DOI:https://doi.org/10.1109/access.2024.3384752· OSTI ID:2438719

^[1]; ^[1]; ^[2]; ^[3]; ^[1]

Univ. of Tennessee, Knoxville, TN (United States)
Univ. of Virginia, Charlottesville, VA (United States)
Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)

Big data applications are on the rise, and so is the number of data centers. The ever-increasing massive data pool needs to be periodically backed up in a secure environment. Moreover, a massive amount of securely backed-up data is required for training binary convolutional neural networks for image classification. XOR and XNOR operations are essential for large-scale data copy verification, encryption, and classification algorithms. The disproportionate speed of existing compute and memory units makes the von Neumann architecture inefficient to perform these Boolean operations. Compute-in-memory (CiM) has proved to be an optimum approach for such bulk computations. The existing CiM-based XOR/XNOR techniques either require multiple cycles for computing or add to the complexity of the fabrication process. Here, we propose a CMOS-based hardware topology for single-cycle in-memory XOR/XNOR operations. Our design provides at least 2× improvement in the latency compared with other existing CMOS-compatible solutions. We verify the proposed system through circuit/system-level simulations and evaluate its robustness using a 5000-point Monte Carlo variation analysis. This all-CMOS design paves the way for practical implementation of CiM XOR/XNOR at scaled technology nodes.

View Accepted Manuscript (DOE)

Research Organization:: Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)

Sponsoring Organization:: USDOE

Grant/Contract Number:: AC05-00OR22725

OSTI ID:: 2438719

Journal Information:: IEEE Access, Journal Name: IEEE Access Vol. 12; ISSN 2169-3536

Publisher:: IEEECopyright Statement

Country of Publication:: United States

Language:: English

References (18)

In-memory computing with resistive switching devices Ielmini, Daniele; Wong, H. -S. Philip Nature Electronics, Vol. 1, Issue 6 https://doi.org/10.1038/s41928-018-0092-2	journal	June 2018
XORiM: A case of in-memory bit-comparator implementation and its performance implications Zou, Kaiwei; Wang, Ying; Li, Huawei 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) https://doi.org/10.1109/aspdac.2018.8297348	conference	January 2018
Hardware for machine learning: Challenges and opportunities Sze, Vivienne; Chen, Yu-Hsin; Emer, Joel 2018 IEEE Custom Integrated Circuits Conference (CICC) https://doi.org/10.1109/cicc.2018.8357072	conference	April 2018
Deep Residual Learning for Image Recognition He, Kaiming; Zhang, Xiangyu; Ren, Shaoqing 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) https://doi.org/10.1109/cvpr.2016.90	conference	June 2016
DrAcc: a DRAM based Accelerator for Accurate CNN Inference Deng, Quan; Jiang, Lei; Zhang, Youtao 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/dac.2018.8465866	conference	June 2018
Reducing DRAM Access Latency via Helper Rows Xin, Xin; Zhang, Youtao; Yang, Jun 2020 57th ACM/IEEE Design Automation Conference (DAC) https://doi.org/10.1109/dac18072.2020.9218719	conference	July 2020
Memristor-based IMPLY logic design procedure Kvatinsky, Shahar; Kolodny, Avinoam; Weiser, Uri C. 2011 IEEE 29th International Conference on Computer Design (ICCD) https://doi.org/10.1109/iccd.2011.6081389	conference	October 2011
XOR-Net: An Efficient Computation Pipeline for Binary Neural Network Inference on Edge Devices Zhu, Shien; Duong, Luan H. K.; Liu, Weichen 2020 IEEE 26th International Conference on Parallel and Distributed Systems (ICPADS) https://doi.org/10.1109/icpads51040.2020.00026	conference	December 2020
Fundamental mechanism behind volatile and non-volatile switching in metallic conducting bridge RAM Shukla, Nikhil; Ghosh, Ram Krishna; Grisafe, Benjamin 2017 IEEE International Electron Devices Meeting (IEDM) https://doi.org/10.1109/iedm.2017.8268325	conference	December 2017
15.3 A 351TOPS/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications Dong, Qing; Sinangil, Mahmut E.; Erbagci, Burak 2020 IEEE International Solid- State Circuits Conference - (ISSCC) https://doi.org/10.1109/isscc19947.2020.9062985	conference	February 2020
Phase Change Memory Wong, H. -S. Philip; Raoux, Simone; Kim, SangBum Proceedings of the IEEE, Vol. 98, Issue 12 https://doi.org/10.1109/jproc.2010.2070050	journal	December 2010
An Offset-Tolerant Fast-Random-Read Current-Sampling-Based Sense Amplifier for Small-Cell-Current Nonvolatile Memory Chang, Meng-Fan; Shen, Shin-Jang; Liu, Chia-Chi IEEE Journal of Solid-State Circuits, Vol. 48, Issue 3 https://doi.org/10.1109/jssc.2012.2235013	journal	March 2013
A 130.7-$\hbox{mm}^{2}$ 2-Layer 32-Gb ReRAM Memory Device in 24-nm Technology Liu, Tz-yi; Yan, Tian Hong; Scheuerlein, Roy IEEE Journal of Solid-State Circuits, Vol. 49, Issue 1 https://doi.org/10.1109/jssc.2013.2280296	journal	January 2014
SIXOR: Single-Cycle In-Memristor XOR TaheriNejad, Nima IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 29, Issue 5 https://doi.org/10.1109/tvlsi.2021.3062293	journal	May 2021
Profiling a warehouse-scale computer Kanev, Svilen; Darago, Juan Pablo; Hazelwood, Kim Proceedings of the 42nd Annual International Symposium on Computer Architecture https://doi.org/10.1145/2749469.2750392	conference	June 2015
Google Workloads for Consumer Devices Boroumand, Amirali; Ghose, Saugata; Kim, Youngsok Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems https://doi.org/10.1145/3173162.3173177	conference	March 2018
Computing in memory with FeFETs Reis, Dayane; Niemier, Michael; Hu, X. Sharon Proceedings of the International Symposium on Low Power Electronics and Design https://doi.org/10.1145/3218603.3218640	conference	July 2018
Cryogenic Memory Array based on Ferroelectric SQUID and Heater Cryotron 2022, Drc 2022; Ahmedullah, Aziz; Kai, Ni Underline Science Inc. https://doi.org/10.48448/sf91-wy46	audiovisual	January 2022

Similar Records

UltraLiM: In-Memory Boolean Logic Architecture Using UltraRAM

Conference · Tue Jul 01 00:00:00 EDT 2025 · OSTI ID:3002187

Design of all-optical XOR and XNOR logic gates based on Fano resonance in plasmonic ring resonators

Journal Article · Wed May 15 00:00:00 EDT 2019 · Optical and Quantum Electronics · OSTI ID:22950273

Nonvolatile “AND,” “OR,” and “NOT” Boolean logic gates based on phase-change memory

Journal Article · Fri Dec 20 23:00:00 EST 2013 · Journal of Applied Physics · OSTI ID:22266115

Related Subjects

97 MATHEMATICS AND COMPUTING
XNOR
XOR
artificial intelligence
compute-in-memory
encryption
verification

CMOS-Based Single-Cycle in-Memory XOR/XNOR

Citation Formats

References (18)

Similar Records

Related Subjects