Filtering micro-operations for a micro-operation cache in a processor
Patent
·
OSTI ID:2222120
A processor includes a micro-operation cache having a plurality of micro-operation cache entries for storing micro-operations decoded from instruction groups and a micro-operation filter having a plurality of micro-operation filter table entries for storing identifiers of instruction groups for which the micro-operations are predicted dead on fill if stored in the micro-operation cache. The micro-operation filter receives an identifier for an instruction group. The micro-operation filter then prevents a copy of the micro-operations from the first instruction group from being stored in the micro-operation cache when a micro-operation filter table entry includes an identifier that matches the first identifier.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States); Advanced Micro Devices, Inc., Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 11,726,783
- Application Number:
- 16/856,832
- OSTI ID:
- 2222120
- Country of Publication:
- United States
- Language:
- English
Sampling Dead Block Prediction for Last-Level Caches
|
conference | December 2010 |
Dead-block prediction & dead-block correlating prefetchers
|
conference | January 2001 |
Micro-operation cache
|
conference | January 2001 |
Multiperspective reuse prediction
|
conference | October 2017 |
Similar Records
Method and apparatus for virtualizing the micro-op cache
Method and apparatus for virtualizing the micro-op cache
Implementing a micro-operation cache with compaction
Patent
·
Mon Jan 04 23:00:00 EST 2021
·
OSTI ID:1805359
Method and apparatus for virtualizing the micro-op cache
Patent
·
Mon Feb 20 23:00:00 EST 2023
·
OSTI ID:1987151
Implementing a micro-operation cache with compaction
Patent
·
Tue May 25 00:00:00 EDT 2021
·
OSTI ID:1823995