Manufacturing and testing VLPC hybrids
Journal Article
·
· AIP Conference Proceedings
- Guidance, Navigation and Sensors, Boeing (United States)
To insure that the manufacture of VLPC devices is a reliable, cost-effective technology, hybrid assembly procedures and testing methods suitable for large scale production have been developed. This technology has been developed under a contract from Fermilab as part of the D-Zero upgrade program. Each assembled hybrid consists of a VLPC chip mounted on an AlN substrate. The VLPC chip is provided with bonding pads (one connected to each pixel) which are wire bonded to gold traces on the substrate. The VLPC/AlN hybrids are mated in a vacuum sealer using solder preforms and a specially designed carbon boat. After mating, the VLPC pads are bonded to the substrate with an automatic wire bonder. Using this equipment we have achieved a thickness tolerance of {+-}0.0007 inches and a production rate of 100 parts per hour. After assembly the VLPCs are tested for optical response at an operating temperature of 7K. The parts are tested in a custom designed continuous-flow dewar with a capacity 15 hybrids, and one Lake Shore DT470-SD-11 calibrated temperature sensor mounted to an AlN substrate. Our facility includes five of these dewars with an ultimate test capacity of 75 parts per day. During the course of the Dzero program we have assembled more than 4,000 VLPC hybrids and have tested more than 2,500 with a high yield.
- OSTI ID:
- 21199304
- Journal Information:
- AIP Conference Proceedings, Journal Name: AIP Conference Proceedings Journal Issue: 1 Vol. 450; ISSN APCPCS; ISSN 0094-243X
- Country of Publication:
- United States
- Language:
- English
Similar Records
A large statistics study of the performance and yields of generation-6 VLPCs (HISTE-VI)
A study of thermal cycling and radiation effects on indium and solder bump bonds
Low Temperature Effects: Surface Mount Capacitors
Conference
·
Fri Jun 23 00:00:00 EDT 2000
·
OSTI ID:757013
A study of thermal cycling and radiation effects on indium and solder bump bonds
Conference
·
Mon Dec 10 23:00:00 EST 2001
·
OSTI ID:789479
Low Temperature Effects: Surface Mount Capacitors
Technical Report
·
Mon Aug 17 00:00:00 EDT 1992
·
OSTI ID:1031795