Plasma-based method for delayering of circuits
Patent
·
OSTI ID:1998425
The present invention relates to methods of delayering a semiconductor integrated circuit die or wafer. In at least one aspect, the method includes exposing a die or wafer to plasma of an etching gas and detecting exposure of one or more metal layers within the die. In one aspect of the invention, the plasma of the etching gas is non-selective and removes all materials in a layer at about the same rate. In another aspect of the invention, two different plasmas of corresponding etching gases are employed with each plasma of the etching gas being selective, thus necessitating the sequential use of both plasmas of corresponding etching gases to remove all materials in a layer.
- Research Organization:
- Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE National Nuclear Security Administration (NNSA)
- DOE Contract Number:
- NA0003525
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
- Patent Number(s):
- 11,664,238
- Application Number:
- 16/941,676
- OSTI ID:
- 1998425
- Country of Publication:
- United States
- Language:
- English
Similar Records
Apparatus and method for facilitating planar delayering of integrated circuit die
Apparatus and method for facilitating planar delayering of integrated circuit die
Structural and composition investigations at delayered locations of low k integrated circuit device by gas-assisted focused ion beam
Patent
·
Mon Feb 24 23:00:00 EST 2020
·
OSTI ID:1632589
Apparatus and method for facilitating planar delayering of integrated circuit die
Patent
·
Mon Nov 06 23:00:00 EST 2023
·
OSTI ID:2293838
Structural and composition investigations at delayered locations of low k integrated circuit device by gas-assisted focused ion beam
Journal Article
·
Thu May 15 00:00:00 EDT 2014
· Journal of Vacuum Science and Technology. A, Vacuum, Surfaces and Films
·
OSTI ID:22258603