Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Plasma-based method for delayering of circuits

Patent ·
OSTI ID:1998425

The present invention relates to methods of delayering a semiconductor integrated circuit die or wafer. In at least one aspect, the method includes exposing a die or wafer to plasma of an etching gas and detecting exposure of one or more metal layers within the die. In one aspect of the invention, the plasma of the etching gas is non-selective and removes all materials in a layer at about the same rate. In another aspect of the invention, two different plasmas of corresponding etching gases are employed with each plasma of the etching gas being selective, thus necessitating the sequential use of both plasmas of corresponding etching gases to remove all materials in a layer.

Research Organization:
Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE National Nuclear Security Administration (NNSA)
DOE Contract Number:
NA0003525
Assignee:
National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
Patent Number(s):
11,664,238
Application Number:
16/941,676
OSTI ID:
1998425
Country of Publication:
United States
Language:
English

References (16)

Physical analysis, trimming and editing of nanoscale IC function with backside FIB processing journal September 2009
Atomic layer etching of 3D structures in silicon: Self-limiting and nonideal reactions
  • Huard, Chad M.; Zhang, Yiting; Sriraman, Saravanapriyan
  • Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, Vol. 35, Issue 3 https://doi.org/10.1116/1.4979661
journal May 2017
High-resolution submicron retarding field energy analyzer for low-temperature plasma analysis journal December 1999
Patterning of 0.175 μm platinum features using Ar/O2 chemically assisted ion-beam etching
  • Gutsche, Martin U.; Athavale, Satish D.; Williams, Kurt
  • Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, Vol. 18, Issue 2 https://doi.org/10.1116/1.591274
journal March 2000
Silicon etching yields in F2, Cl2, Br2, and HBr high density plasmas
  • Vitale, Steven A.; Chae, Heeyeop; Sawin, Herbert H.
  • Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, Vol. 19, Issue 5 https://doi.org/10.1116/1.1378077
journal September 2001
Design-for-debug layout adjustment for FIB probing and circuit editing conference September 2011
Electrical Performance Evaluation of FIB Edited Circuits through Chip Backside Exposing Shallow Trench Isolations journal September 2005
Physical Techniques for Chip-Backside IC Debug in Nanotechnologies journal May 2008
Ion bombardment energy distributions in a radio frequency induction plasma journal March 1993
Atomic Layer Etching: An Industry Perspective journal January 2015
Atomic Layer Etching: Rethinking the Art of Etch journal August 2018
Overview of atomic layer etching in the semiconductor industry
  • Kanarik, Keren J.; Lill, Thorsten; Hudson, Eric A.
  • Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, Vol. 33, Issue 2 https://doi.org/10.1116/1.4913379
journal March 2015
Ion energy distributions at rf-biased wafer surfaces
  • Woodworth, J. R.; Abraham, I. C.; Riley, M. E.
  • Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, Vol. 20, Issue 3 https://doi.org/10.1116/1.1472421
journal May 2002
New physical techniques for IC functional analysis of on-chip devices and interconnects journal September 2005
Novel optical probing and micromachining techniques for silicon debug of flip chip packaged microprocessors journal May 1999
Two planar polishing methods by using FIB technique: Toward ultimate top-down delayering for failure analysis journal December 2015

Similar Records

Apparatus and method for facilitating planar delayering of integrated circuit die
Patent · Mon Feb 24 23:00:00 EST 2020 · OSTI ID:1632589

Apparatus and method for facilitating planar delayering of integrated circuit die
Patent · Mon Nov 06 23:00:00 EST 2023 · OSTI ID:2293838

Structural and composition investigations at delayered locations of low k integrated circuit device by gas-assisted focused ion beam
Journal Article · Thu May 15 00:00:00 EDT 2014 · Journal of Vacuum Science and Technology. A, Vacuum, Surfaces and Films · OSTI ID:22258603

Related Subjects