Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operationson Spatial Accelerators
Conference
·
OSTI ID:1972822
- Georgia Institute of Technology
- BATTELLE (PACIFIC NW LAB)
- IBM
- NVIDIA
- sandia
To meet the extreme compute demands for deep learning across commercial and scientific applications, dataflow accelerators are becoming increasingly popular. While these“domain-specific” accelerators are not fully programmable like CPUs and GPUs, they retain varying levels of flexibility with respect to data orchestration, i.e., dataflow and tiling optimizations to enhance efficiency. There are several challenges when designing new algorithms and mapping approaches to execute the algorithms for a target problem on new hardware. Previous works have addressed these challenges individually. To address this challenge as a whole, in this work, we present an HW-SW co-design ecosystem for spatial accelerators called Union within the popular MLIR compiler infrastructure. Our framework allows exploring different algorithms and their mappings on several accelerator cost models. Union also includes a plug-and-play library of accelerator cost models and mappers which can easily be extended. The algorithms and accelerator cost models are connected via a novel mapping abstraction that captures the map space of spatial accelerators which can be systematically pruned based on constraints from the hardware, workload, and mapper. We demonstrate the value of Union for the community with several case studies which examine offloading different tensor operations (CONV/GEMM/Tensor Contraction) on diverse accelerator architectures using different mapping schemes.
- Research Organization:
- Pacific Northwest National Laboratory (PNNL), Richland, WA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC05-76RL01830
- OSTI ID:
- 1972822
- Report Number(s):
- PNNL-SA-168329
- Country of Publication:
- United States
- Language:
- English
Similar Records
Evaluating Spatial Accelerator Architectures with Tiled Matrix-Matrix Multiplication
Evaluating Spatial Accelerator Architectures with Tiled Matrix-Matrix Multiplication.
Understanding the Design Space of Sparse/Dense Multiphase Dataflows for Mapping Graph Neural Networks on Spatial Accelerators
Technical Report
·
Wed Jul 14 00:00:00 EDT 2021
·
OSTI ID:1808019
Evaluating Spatial Accelerator Architectures with Tiled Matrix-Matrix Multiplication.
Journal Article
·
Tue Aug 10 20:00:00 EDT 2021
· IEEE Transactions on Parallel and Distributed Systems
·
OSTI ID:1820407
Understanding the Design Space of Sparse/Dense Multiphase Dataflows for Mapping Graph Neural Networks on Spatial Accelerators
Technical Report
·
Wed Sep 01 00:00:00 EDT 2021
·
OSTI ID:1821960