Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

An FPGA-based readout chip emulator for the CMS ETL detector upgrade

Journal Article · · Journal of Instrumentation
 [1];  [2];  [2];  [1];  [3];  [1];  [1];  [2];  [2];  [2];  [2];  [1];  [1]
  1. Southern Methodist Univ., Dallas, TX (United States)
  2. Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
  3. Univ. of Illinois, Chicago, IL (United States)
+ Show Author Affiliations

Here, we present an FPGA-based readout chip emulator board for the CMS Endcap Timing Layer (ETL) detector upgrade. The emulator board uses an Intel Cyclone 10 GX FPGA to emulate the digital functions of four Endcap Layer Readout Chips (ETROCs). Based on the actual ETROC design, the firmware is implemented and verified. The emulator board is being used for the ETROC digital design verification and system development.

Research Organization:
Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC), High Energy Physics (HEP)
Grant/Contract Number:
AC02-07CH11359
OSTI ID:
1958481
Report Number(s):
FERMILAB-PUB--23-056-PPD; arXiv:2302.01548; oai:inspirehep.net:2629514
Journal Information:
Journal of Instrumentation, Journal Name: Journal of Instrumentation Journal Issue: 02 Vol. 18; ISSN 1748-0221
Publisher:
Institute of Physics (IOP)Copyright Statement
Country of Publication:
United States
Language:
English

References (10)

First implementation of the MEPHISTO binary readout architecture for strip detectors journal April 2001
Design optimization of ultra-fast silicon detectors
  • Cartiglia, N.; Arcidiacono, R.; Baselga, M.
  • Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Vol. 796 https://doi.org/10.1016/j.nima.2015.04.025
journal October 2015
The GBT-SCA, a radiation tolerant ASIC for detector control and monitoring applications in HEP experiments journal March 2015
Characterization of the CMS Endcap Timing Layer readout chip prototype with charge injection journal June 2021
In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip journal September 2021
A radiation tolerant clock generator for the CMS endcap timing layer readout chip journal March 2022
The lpGBT production testing system journal March 2022
TDC with uncontrolled delay lines: calibration approaches and precision improvement methods journal January 2023
Versatile Link+ transceiver production journal March 2023
A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade journal August 2021

Similar Records

A self-certifying FPGA based pixel readout chip test system for CMS ETL upgrade
Conference · Mon Nov 06 23:00:00 EST 2023 · OSTI ID:2204986
In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip
Journal Article · Tue Sep 28 00:00:00 EDT 2021 · Journal of Instrumentation · OSTI ID:1831842
The ETROC2 prototype for CMS MTD Endcap Timing Layer (ETL) upgrade
Conference · Sun Nov 17 23:00:00 EST 2024 · No journal information · OSTI ID:2477821

Related Subjects

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY
Digital electronic circuits
Front-end electronics for detector readout
Timing detector