Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip

Journal Article · · Journal of Instrumentation
We present the implementation and verification of an in-pixel automatic threshold calibration circuit for the CMS Endcap Timing Layer (ETL) in the High-Luminosity LHC upgrade. The discriminator threshold of the ETL readout chip (ETROC) needs to be calibrated regularly to mitigate the circuit baseline change. Traditional methods need a lot of communication through a slow control system hence are time-consuming. This paper describes an in-pixel automatic scheme with improvements in operating time and usability. In this scheme, a sample-accumulation circuit is used to measure the average discriminator output. A binary successive approximation and linear combination scan are applied to find the equivalent baseline. The actual calibration procedure has been first implemented in FPGA firmware and tested with the ETROC front-end prototype chip (ETROC0). The calibration circuit has been implemented with Triple Modular Redundancy (TMR) and verified with Single Event Effects (SEEs) simulation. A complete calibration process lasts 35 ms with a 40 MHz clock. In the worst case, the dynamic and static power consumption are estimated to be 300 uW and 10.4 uW, respectively. The circuit design, implemented in a 65 CMOS technology, will be integrated into ETROC2, the next iteration of the ETROC with a 16 x16 pixel matrix.
Research Organization:
Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC), High Energy Physics (HEP)
Grant/Contract Number:
AC02-07CH11359
OSTI ID:
1831842
Alternate ID(s):
OSTI ID: 23165371
Report Number(s):
FERMILAB-PUB--21-395-PPD; arXiv:2109.01296; oai:inspirehep.net:1916118
Journal Information:
Journal of Instrumentation, Journal Name: Journal of Instrumentation Journal Issue: 09 Vol. 16; ISSN 1748-0221
Publisher:
Institute of Physics (IOP)Copyright Statement
Country of Publication:
United States
Language:
English

References (9)

Technology developments and first measurements of Low Gain Avalanche Detectors (LGAD) for high energy physics applications
  • Pellegrini, G.; Fernández-Martínez, P.; Baselga, M.
  • Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Vol. 765 https://doi.org/10.1016/j.nima.2014.06.008
journal November 2014
Design optimization of ultra-fast silicon detectors
  • Cartiglia, N.; Arcidiacono, R.; Baselga, M.
  • Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Vol. 796 https://doi.org/10.1016/j.nima.2015.04.025
journal October 2015
First FBK production of 50 μ m ultra-fast silicon detectors
  • Sola, V.; Arcidiacono, R.; Boscardin, M.
  • Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Vol. 924 https://doi.org/10.1016/j.nima.2018.07.060
journal April 2019
Single Event Effects mitigation with TMRG tool journal January 2017
Performance of a Front End prototype ASIC for picosecond precision time measurements with LGAD sensors journal July 2020
Characterization of the CMS Endcap Timing Layer readout chip prototype with charge injection journal June 2021
Commissioning and performance of the CMS pixel tracker with cosmic ray muons journal March 2010
The Study of Calibration for the Hybrid Pixel Detector With Single Photon Counting in HEPS-BPIX journal August 2021
ALTIROC1, a 25 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)
  • Seguin-Moreau, Nathalie; Conforti, S.; Dinaucourt, P.
  • Proceedings of Topical Workshop on Electronics for Particle Physics — PoS(TWEPP2019) https://doi.org/10.22323/1.370.0042
conference April 2020

Similar Records

An FPGA-based readout chip emulator for the CMS ETL detector upgrade
Journal Article · Mon Feb 13 19:00:00 EST 2023 · Journal of Instrumentation · OSTI ID:1958481

Characterization of the CMS Endcap Timing Layer readout chip prototype with charge injection
Journal Article · Tue Jun 29 20:00:00 EDT 2021 · Journal of Instrumentation · OSTI ID:1830388

A self-certifying FPGA based pixel readout chip test system for CMS ETL upgrade
Conference · Mon Nov 06 23:00:00 EST 2023 · OSTI ID:2204986