Memory hierarchy using page-based compression
Patent
·
OSTI ID:1840497
A system includes a device coupleable to a first memory. The device includes a second memory to cache data from the first memory. The second memory is to store a set of compressed pages of the first memory and a set of page descriptors. Each compressed page includes a set of compressed data blocks. Each page descriptor represents a corresponding page and includes a set of location identifiers that identify the locations of the compressed data blocks of the corresponding page in the second memory. The device further includes compression logic to compress data blocks of a page to be stored to the second memory and decompression logic to decompress compressed data blocks of a page accessed from the second memory.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Number(s):
- 11,132,300
- Application Number:
- 13/939,380
- OSTI ID:
- 1840497
- Country of Publication:
- United States
- Language:
- English
Similar Records
Memory hierarchy using row-based compression
Compressing data for storage in cache memories in a hierarchy of cache memories
Device and method for data compression using a metadata cache
Patent
·
Tue Oct 25 00:00:00 EDT 2016
·
OSTI ID:1330324
Compressing data for storage in cache memories in a hierarchy of cache memories
Patent
·
Tue Oct 06 00:00:00 EDT 2020
·
OSTI ID:1771481
Device and method for data compression using a metadata cache
Patent
·
Tue Mar 14 00:00:00 EDT 2023
·
OSTI ID:1987223