skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: GPU remote communication with triggered operations

Patent ·
OSTI ID:1805585
;

Methods, devices, and systems for transmitting data over a computer communications network are disclosed. A queue of communications commands can be pre-generated using a central processing unit (CPU) and stored in a device memory of a network interface controller (NIC). Thereafter, if a graphics processing unit (GPU) has data to communicate to a remote GPU, it can store the data in a send buffer, where the location in the buffer is pointed to by a pre-generated command. The GPU can then signal to the interface device that the data is ready, triggering execution of the pre-generated command to send the data.

Research Organization:
Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC02-05CH11231
Assignee:
Advanced Micro Devices, Inc. (Sunnyvale, CA)
Patent Number(s):
10,936,533
Application Number:
15/297,079
OSTI ID:
1805585
Resource Relation:
Patent File Date: 10/18/2016
Country of Publication:
United States
Language:
English

References (22)

Enforcing transaction order in peer-to-peer interactions patent-application December 2016
GPU and Encoding Apparatus for Virtual Machine Environments patent-application September 2014
System and method for accelerating network applications using an enhanced network interface and massively parallel distributed processing patent March 2017
System and Method for Transmitting Graphics Rendered on a Primary Computer to a Secondary Computer patent-application June 2013
Low-Latency Processing in a Network Node patent-application October 2015
Remote Task Queuing by Networked Computing Devices patent-application November 2014
Integrated GPU, NIC and Compression Hardware for Hosted Graphics patent-application January 2010
Technologies for Offloading Network Packet Processing to a GPU patent-application March 2017
Apparatus and Method for Memory-Hierarchy Aware Producer-Consumer Instruction patent-application July 2014
Collaborative Hardware Interaction by Multiple Entities Using a Shared Queue patent-application April 2016
Rendering Content on Computing Systems patent-application July 2015
Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like patent January 1994
Graphics Processing Hardware for Using Compute Shaders as Front End for Vertex Shaders patent-application December 2014
Communication between integrated graphics processing units patent August 2018
Network Interface Card for a Computing Node of a Parallel Computer Accelerated by General Purpose Graphics Processing Units, and Related Inter-Node Communication Method patent-application February 2015
Optimizing Resolve Performance with Tiling Graphics Architectures patent-application March 2013
GPU Operation patent-application November 2016
Adaptive Content Switching patent-application August 2017
Dynamic pinning remote direct memory access patent March 2012
Graphics Processing Unit (GPU) as a Programmable Packet Transfer Mechanism patent-application January 2018
Heterogeneous Input/Output (I/O) Using Remote Direct Memory Access (RDMA) and Active Message patent-application June 2016
Dynamic Foveation Adjustment patent-application February 2018

Similar Records

Related Subjects