Performance Portability Evaluation of OpenCL Benchmarks across Intel and NVIDIA Platforms
We evaluate the capabilities of vendor-provided OpenCL implementations for performance portability across multiple computing platforms. The Rodinia benchmark suite is used for this evaluation. We apply the metric defined by Pennycook et al., and we use roofline efficiency from the Roofline performance model as the "performance efficiency" in the metric's definition. We found that the delivered performance portability is similar for several benchmarks, even if the roofline-based performance efficiencies across platforms are very different among the benchmarks. To help distinguish between these instances, we extend the metric by adding the standard deviation of the performance efficiencies for each benchmark. We argue that the standard deviation gives additional insight into performance portability assessment since it adds the performance variability across platforms. Additionally, we discuss the challenges to measure performance portability associated with algorithms and system software. In terms of algorithms, we need to carefully construct the benchmarks and appropriately use the concurrency available on a platform. In terms of system software, we depend on the vendor performance tools to support the desired programming model and runtime to be able to measure the metrics of interest.
- Research Organization:
- Argonne National Lab. (ANL), Argonne, IL (United States)
- Sponsoring Organization:
- USDOE Office of Science - Office of Basic Energy Sciences - Scientific User Facilities Division; USDOE Exascale Computing Project
- DOE Contract Number:
- AC02-06CH11357
- OSTI ID:
- 1804079
- Resource Relation:
- Conference: 34th IEEE International Parallel and Distributed Processing Symposium, 05/18/20 - 05/22/20, New Orleans, LA, US
- Country of Publication:
- United States
- Language:
- English
Similar Records
Case Study of Using Kokkos and SYCLs Performance-Portable Frameworks for Milc-Dslash Benchmark on NVIDIA, AMD and Intel GPUs
Toward Evaluating High-Level Synthesis Portability and Performance between Intel and Xilinx FPGAs