skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: HAM: Hotspot-Aware Manager for Improving Communications with 3D-Stacked Memory

Journal Article · · IEEE Transactions on Computers
 [1];  [2];  [3];  [1];  [1]
  1. Texas Tech University
  2. BATTELLE (PACIFIC NW LAB)
  3. Tactical Computing Labs

merging High-Performance Computing (HPC) workloads, such as graph analytics, machine learning, and big data science, are data-intensive. Data-intensive workloads usually present fine-grained memory accesses with limited or no data locality, and thus incur frequent cache misses and low utilization of memory bandwidth. 3D-stacked memory devices such as Hybrid Memory Cube (HMC) and High Bandwidth Memory (HBM) can provide significantly higher bandwidth than conventional memory modules. However, the traditional interfaces and optimization methods for JEDEC DDR devices do not allow to fully exploit the potential performance of 3D-stacked memory with the massive amount of irregular memory accesses of data-intensive applications. In this paper, we propose a novel Hotspot-Aware Manager (HAM) infrastructure for 3D-stacked memory devices capable of optimizing memory access streams via request aggregation, hotspot detection, and in-memory prefetching. %and an associated hotspot-aware page policy. We present the HAM design and implementation, and simulate it on a system using RISC-V embedded cores with attached HMC devices. We extensively evaluate HAM with over 12 benchmarks and applications representing diverse irregular memory access patterns. The results show that, on average, HAM reduces redundant requests by 37.51\% and increases the prefetch buffer hit rate by 4.2 times, compared to a baseline streaming prefetcher. On the selected benchmark set, HAM provides performance gains of 21.81\% in average (up to 34.28\%) and power savings of 35.07\% over a standard 3D-stacked memory.

Research Organization:
Pacific Northwest National Lab. (PNNL), Richland, WA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC05-76RL01830
OSTI ID:
1787471
Report Number(s):
PNNL-SA-161294
Journal Information:
IEEE Transactions on Computers, Vol. 70, Issue 6
Country of Publication:
United States
Language:
English

Similar Records

MAC: Memory Access Coalescer for 3D-Stacked Memory
Conference · Tue Sep 03 00:00:00 EDT 2019 · OSTI ID:1787471

Two-level main memory co-design: Multi-threaded algorithmic primitives, analysis, and simulation
Journal Article · Tue Jan 03 00:00:00 EST 2017 · Journal of Parallel and Distributed Computing · OSTI ID:1787471

MAPredict: Static Analysis Driven Memory Access Prediction Framework for Modern CPUs
Conference · Sun May 01 00:00:00 EDT 2022 · OSTI ID:1787471

Related Subjects