Optimizing software-directed instruction replication for GPU error detection
Patent
·
OSTI ID:1771561
Software-only and software-hardware optimizations to reduce the overhead of intra-thread instruction duplication on a GPU or other instruction processor are disclosed. The optimizations trade off error containment for performance and include ISA extensions with limited hardware changes and area costs.
- Research Organization:
- NVIDIA Corp., Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- NVIDIA Corporation (Santa Clara, CA)
- Patent Number(s):
- 10,817,289
- Application Number:
- 16/150,410
- OSTI ID:
- 1771561
- Country of Publication:
- United States
- Language:
- English
Similar Records
Techniques for recovering from errors when executing software applications on parallel processors
Per-instruction energy debugging using instruction sampling hardware
Unaligned instruction relocation
Patent
·
Mon Jan 15 23:00:00 EST 2024
·
OSTI ID:2541696
Per-instruction energy debugging using instruction sampling hardware
Patent
·
Mon Jan 16 23:00:00 EST 2023
·
OSTI ID:1987051
Unaligned instruction relocation
Patent
·
Tue Oct 17 00:00:00 EDT 2017
·
OSTI ID:1399904