Parallel Transistor-Level Circuit Simulation.
Abstract not provided.
- Research Organization:
- Sandia National Laboratories (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE National Nuclear Security Administration (NNSA)
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 1675145
- Report Number(s):
- SAND2010-6937P; 485975
- Country of Publication:
- United States
- Language:
- English
Similar Records
Advanced in Parallel Transistor-Level Circuit Simulation.
A New Parallel Strategy for Transistor-Level Circuit Simulation.
A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation.
Conference
·
Wed Sep 01 00:00:00 EDT 2010
·
OSTI ID:1675216
A New Parallel Strategy for Transistor-Level Circuit Simulation.
Conference
·
Wed Dec 31 23:00:00 EST 2008
·
OSTI ID:1142417
A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation.
Conference
·
Tue Dec 31 23:00:00 EST 2013
·
OSTI ID:1140710