Parallel Transistor-Level Circuit Simulation.
Abstract not provided.
- Research Organization:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Organization:
- USDOE National Nuclear Security Administration (NNSA)
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 1675145
- Report Number(s):
- SAND2010-6937P; 485975
- Country of Publication:
- United States
- Language:
- English
Similar Records
A New Parallel Strategy for Transistor-Level Circuit Simulation.
A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation.
Advanced in Parallel Transistor-Level Circuit Simulation.
Conference
·
2009
·
OSTI ID:1142417
+2 more
A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation.
Conference
·
2014
·
OSTI ID:1140710
Advanced in Parallel Transistor-Level Circuit Simulation.
Conference
·
2010
·
OSTI ID:1675216