Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

A multi-layer SEU mitigation strategy to improve FPGA design robustness for the ATLAS muon spectrometer upgrade

Journal Article · · Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment
 [1];  [2];  [2];  [3];  [2];  [2]
  1. Univ. of Michigan, Ann Arbor, MI (United States); University of Michigan, Ann Arbor MI
  2. Univ. of Michigan, Ann Arbor, MI (United States)
  3. Academia Sinica, Taipei (Taiwan)
We present a multi-layer single-event upset mitigation strategy implemented in a low-cost Xilinx Artix-7 FPGA. The implementation is targeted for a trigger data router for the ATLAS muon spectrometer upgrade. The mitigation strategy employs three layers of protection to improve overall FPGA design robustness: use of triple-modular redundancy for FPGA fabric logic and embedded soft-error mitigation in the first layer; further enhancement with multi-boot FPGA reconfiguration across multiple copies of configuration memory in the second layer; and FPGA power cycling and configuration memory re-initialization in the third layer. Here, the effectiveness of this scheme has been evaluated at two different neutron facilities, LANSCE and NCSR ‘‘Demokritos’’, with 800 MeV and 25 MeV beam energies, respectively. Testing was performed with a similar configuration to that planned for final operation. We discuss the testing strategy and summarize the test results to estimate the expected data loss over 10 years of operation in the ATLAS experiment.
Research Organization:
Univ. of Michigan, Ann Arbor, MI (United States)
Sponsoring Organization:
USDOE; USDOE Office of Science (SC), High Energy Physics (HEP)
Grant/Contract Number:
AC02-98CH10886; SC0007859
OSTI ID:
1643338
Alternate ID(s):
OSTI ID: 1523546
Journal Information:
Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment, Journal Name: Nuclear Instruments and Methods in Physics Research. Section A, Accelerators, Spectrometers, Detectors and Associated Equipment Journal Issue: C Vol. 939; ISSN 0168-9002
Publisher:
ElsevierCopyright Statement
Country of Publication:
United States
Language:
English

References (13)

ATLAS Muon Drift Tube Electronics journal September 2008
FPGAs operating in a radiation environment: lessons learned from FPGAs in space journal February 2013
SRAM based re-programmable FPGA for space applications journal January 1999
High-Reliability FPGA-Based Systems: Space, High-Energy Physics, and Beyond journal March 2015
An Analysis of High-Current Events Observed on Xilinx 7-Series and Ultrascale Field-Programmable Gate Arrays conference January 2016
Single-Event Characterization of the 28 nm Xilinx Kintex-7 Field-Programmable Gate Array under Heavy Ion Irradiation conference July 2014
A Test Methodology for Determining Space Readiness of Xilinx SRAM-Based FPGA Devices and Designs journal October 2009
SEE Measurements and Simulations Using Mono-Energetic GeV-Energy Hadron Beams journal December 2013
FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics journal October 2015
Evaluating Xilinx 7 Series GTX Transceivers for Use in High Energy Physics Experiments Through Proton Irradiation journal December 2015
A Hybrid Approach to FPGA Configuration Scrubbing journal January 2017
Fixed-Latency Gigabit Serial Links in a Xilinx FPGA for the Upgrade of the Muon Spectrometer at the ATLAS Experiment journal January 2018
The Use of Triple-Modular Redundancy to Improve Computer Reliability journal April 1962

Cited By (1)


Figures / Tables (10)


Similar Records

SEU mitigation for half-latches in xilinx virtex FPGAs.
Conference · Tue Dec 31 23:00:00 EST 2002 · OSTI ID:976550

SEU mitigation for half-latches in Xilinx Virtex FPGAs
Journal Article · Sun Nov 30 23:00:00 EST 2003 · IEEE Transactions on Nuclear Science · OSTI ID:819344

Validation of an FPGA fault simulator.
Conference · Tue Dec 31 23:00:00 EST 2002 · OSTI ID:976549