Dynamic virtualized field-programmable gate array resource control for performance and reliability
Patent
·
OSTI ID:1600181
A method for allocating field-programmable gate array (FPGA) resources includes monitoring a first operating metric for one or more computing devices, identifying a first portion of plurality of macro components of a set of one or more FPGA devices in the one or more computing devices, where the first portion is allocated for implementing one or more user defined functions. The method also includes, in response to a first change in the first operating metric, reallocating the first portion of the macro components for implementing a system function associated with the first operating metric, and generating a first notification indicating the reallocation of the first portion.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Number(s):
- 10,447,273
- Application Number:
- 16/128,014
- OSTI ID:
- 1600181
- Resource Relation:
- Patent File Date: 09/11/2018
- Country of Publication:
- United States
- Language:
- English
Similar Records
Virtual FPGA management and optimization system
Field Programmable Gate Arrays for Enhancing the Speed and Energy Efficiency of Quantum Dynamics Simulations
Floating-Point Units and Algorithms for field-programmable gate arrays
Patent
·
Tue Dec 25 00:00:00 EST 2018
·
OSTI ID:1600181
Field Programmable Gate Arrays for Enhancing the Speed and Energy Efficiency of Quantum Dynamics Simulations
Journal Article
·
Fri Mar 27 00:00:00 EDT 2020
· Journal of Chemical Theory and Computation
·
OSTI ID:1600181
+3 more
Floating-Point Units and Algorithms for field-programmable gate arrays
Software
·
Tue Nov 01 00:00:00 EST 2005
·
OSTI ID:1600181