Method and apparatus for performing memory prefetching
Patent
·
OSTI ID:1568432
A method and apparatus for performing memory prefetching includes determining whether to initiate prefetching. Upon a determination to initiate prefetching, a first memory row is determined as a suitable prefetch candidate, and it is determined whether a particular set of one or more cachelines of the first memory row is to be prefetched.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344; B609201
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Number(s):
- 10,310,981
- Application Number:
- 15/268,953
- OSTI ID:
- 1568432
- Resource Relation:
- Patent File Date: 09/19/2016
- Country of Publication:
- United States
- Language:
- English
Predictive caching system and method based on memory access which previously followed a cache miss
|
patent | July 1998 |
Apparatus and Method for Prefetching
|
patent-application | March 2017 |
Sourcing differing amounts of prefetch data in response to data prefetch requests
|
patent | August 2012 |
Similar Records
Method and apparatus for a page-local delta-based prefetcher
Promoting prefetched data from a cache memory to registers in a processor
Memory controller that forces prefetches in response to a present row address change timing constraint
Patent
·
Tue Aug 15 00:00:00 EDT 2023
·
OSTI ID:1568432
Promoting prefetched data from a cache memory to registers in a processor
Patent
·
Tue Oct 25 00:00:00 EDT 2022
·
OSTI ID:1568432
Memory controller that forces prefetches in response to a present row address change timing constraint
Patent
·
Tue Apr 23 00:00:00 EDT 2019
·
OSTI ID:1568432