Multiple-core computer processor for reverse time migration
Patent
·
OSTI ID:1483256
A multi-core computer processor including a plurality of processor cores interconnected in a Network-on-Chip (NoC) architecture, a plurality of caches, each of the plurality of caches being associated with one and only one of the plurality of processor cores, and a plurality of memories, each of the plurality of memories being associated with a different set of at least one of the plurality of processor cores and each of the plurality of memories being configured to be visible in a global memory address space such that the plurality of memories are visible to two or more of the plurality of processor cores, wherein at least one of a number of the processor cores, a size of each of the plurality of caches, or a size of each of the plurality of memories is configured for performing a reverse-time-migration (RTM) computation.
- Research Organization:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC02-05CH11231
- Assignee:
- The Regents of the University of California (Oakland, CA)
- Patent Number(s):
- 10,078,593
- Application Number:
- 14/354,502
- OSTI ID:
- 1483256
- Country of Publication:
- United States
- Language:
- English
Energy-Efficient Computing for Extreme-Scale Science
|
journal | November 2009 |
Similar Records
Multiple core computer processor with globally-accessible local memories
Multiple core computer processor with globally-accessible local memories
Collective memory transfer devices and methods for multiple-core processors
Patent
·
Tue Oct 16 00:00:00 EDT 2018
·
OSTI ID:1489513
Multiple core computer processor with globally-accessible local memories
Patent
·
Tue Sep 20 00:00:00 EDT 2016
·
OSTI ID:1325760
Collective memory transfer devices and methods for multiple-core processors
Patent
·
Tue Jun 11 00:00:00 EDT 2019
·
OSTI ID:1568459