Skip to main content
OSTI.GOVU.S. Department of Energy Office of Scientific and Technical Information
U.S. Department of Energy
Office of Scientific and Technical Information
 

Neuromorphic Array Communications Controller to Support Large-Scale Neural Networks

Conference ·
 [1];  [1];  [1];  [1];  [2]
  1. University of Tennessee (UT)
  2. ORNL
+ Show Author Affiliations
Neuromorphic computing is one promising post-Moore’s law era technology. In order to develop and use neuromorphic systems, traditional von Neumann-based computers must be able to communicate with neuromorphic hardware to support functionality such as monitoring the state of the network, optimizing the array to better perform the task, and input/output data processing. In this paper, we describe our use of a separate neuromorphic array communications controller to support highthroughput, low-latency communication between a traditional computer and our implementations of neuromorphic systems. The goal of the communications controller is to provide enough performance to facilitate the desired interaction between the systems and to enable scaling of the neuromorphic systems to larger sizes.
Research Organization:
Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC05-00OR22725
OSTI ID:
1479768
Country of Publication:
United States
Language:
English

References (7)

A wafer-scale neuromorphic hardware system for large-scale neural modeling
  • Schemmel, Johannes; Briiderle, Daniel; Griibl, Andreas
  • 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems https://doi.org/10.1109/ISCAS.2010.5536970
conference May 2010
VLSI implementation of a 2.8 Gevent/s packet-based AER interface with routing and event sorting functionality journal January 2011
A 32 GBit/s communication SoC for a waferscale neuromorphic system journal January 2012
Compass: A scalable simulator for an architecture for cognitive computing
  • Preissl, Robert; Wong, Theodore M.; Datta, Pallab
  • 2012 International Conference for High Performance Computing, Networking, Storage and Analysis https://doi.org/10.1109/SC.2012.34
conference November 2012
Power-efficient simulation of detailed cortical microcircuits on SpiNNaker journal September 2012
Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations journal May 2014
A Multicast Tree Router for Multichip Neuromorphic Systems journal March 2014

Similar Records

Scaled-up Neuromorphic Array Communications Controller (SNACC) for Large-scale Neural Networks
Conference · Wed Jul 01 00:00:00 EDT 2020 · OSTI ID:1671408
Memristive Mixed-Signal Neuromorphic Systems: Energy-Efficient Learning at the Circuit-Level
Journal Article · Wed Nov 22 23:00:00 EST 2017 · IEEE Journal on Emerging and Selected Topics in Circuits and Systems · OSTI ID:1435263
Neuromorphic Computing, Architectures, Models, and Applications. A Beyond-CMOS Approach to Future Computing, June 29-July 1, 2016, Oak Ridge, TN
Technical Report · Fri Dec 30 23:00:00 EST 2016 · OSTI ID:1341738

Related Subjects