SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems

doi:10.1007/978-3-319-96983-1_38

Title: SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems

Abstract

The pre-exascale systems will soon be deployed with a deep, complex memory hierarchy composed of many heterogeneous memories. This presents multiple challenges for users including: how to allocate data objects with locality between memories and devices for the various memories in these systems, which includes DRAM, High-bandwidth Memory (HBM), and non-volatile random access memory (NVRAM), and how to perform these allocations while providing portability for their application. Currently, the user can make use of multiple, disjoint libraries to allocate data objects on these memories. However, it is difficult to obtain locality between memories and devices when using libraries that are unaware of each other. This paper presents the Unified Memory Allocator (UMA) of the SHARed data-structure centric Programming abstraction (SharP) library, which provides a unified interface for memory allocations across DRAM, HBM, and NVRAM and is extensible to support future memory types. In addition, the SharP UMA allows for portability between systems by supporting both explicit and implicit, intent-based memory allocations. To demonstrate the ease of use of the SharP UMA, we have extended both Open MPIand OpenSHMEM-Xto support SharP. We validate this work by evaluating the performance implications and intent-based approach with synthetic benchmarks as well as adaptations ofmore » the Graph500 benchmark.« less

Authors:

^[1];

^[1]; Parchman, Zachary ^[2]

ORNL
Tennessee Technological University (TTU)

Publication Date:: 2018-08-01

Research Org.:: Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States). Oak Ridge Leadership Computing Facility (OLCF)

Sponsoring Org.:: USDOE Office of Science (SC)

OSTI Identifier:: 1468045

DOE Contract Number:: AC05-00OR22725

Resource Type:: Conference

Resource Relation:: Journal Volume: 11014; Conference: International Conference on Parallel and Distributed Computing (Euro-Par 2018) - Turin, , Italy - 8/27/2018 12:00:00 PM-8/31/2018 8:00:00 AM

Country of Publication:: United States

Language:: English

Citation Formats


                    Aderholdt, William Ferrol, Gorentla Venkata, Manjunath, and Parchman, Zachary. SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems.  United States: N. p., 2018. 
        Web.  doi:10.1007/978-3-319-96983-1_38.

Copy to clipboard


                    Aderholdt, William Ferrol, Gorentla Venkata, Manjunath, & Parchman, Zachary. SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems.  United States.  doi:10.1007/978-3-319-96983-1_38.

Copy to clipboard


                    Aderholdt, William Ferrol, Gorentla Venkata, Manjunath, and Parchman, Zachary. Wed .  
        "SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems".  United States.  doi:10.1007/978-3-319-96983-1_38.  https://www.osti.gov/servlets/purl/1468045.

Copy to clipboard


                    
@article{osti_1468045,

  title        = {SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems},

  author       = {Aderholdt, William Ferrol and Gorentla Venkata, Manjunath and Parchman, Zachary},

  abstractNote = {The pre-exascale systems will soon be deployed with a deep, complex memory hierarchy composed of many heterogeneous memories. This presents multiple challenges for users including: how to allocate data objects with locality between memories and devices for the various memories in these systems, which includes DRAM, High-bandwidth Memory (HBM), and non-volatile random access memory (NVRAM), and how to perform these allocations while providing portability for their application. Currently, the user can make use of multiple, disjoint libraries to allocate data objects on these memories. However, it is difficult to obtain locality between memories and devices when using libraries that are unaware of each other. This paper presents the Unified Memory Allocator (UMA) of the SHARed data-structure centric Programming abstraction (SharP) library, which provides a unified interface for memory allocations across DRAM, HBM, and NVRAM and is extensible to support future memory types. In addition, the SharP UMA allows for portability between systems by supporting both explicit and implicit, intent-based memory allocations. To demonstrate the ease of use of the SharP UMA, we have extended both Open MPIand OpenSHMEM-Xto support SharP. We validate this work by evaluating the performance implications and intent-based approach with synthetic benchmarks as well as adaptations of the Graph500 benchmark.},

  doi          = {10.1007/978-3-319-96983-1_38},

  journal      = {},

  issn         = {0302-9743},

  number       = ,

  volume       = 11014,

  place        = {United States},

  year         = {2018},

  month        = {8}

}

Copy to clipboard

Conference:

View Conference (0.40 MB)

DOI: 10.1007/978-3-319-96983-1_38

Other availability

Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Kokkos: Enabling manycore performance portability through polymorphic memory access patterns
journal, December 2014

Carter Edwards, H.; Trott, Christian R.; Sunderland, Daniel
Journal of Parallel and Distributed Computing, Vol. 74, Issue 12
DOI: 10.1016/j.jpdc.2014.07.003

Hoard: a scalable memory allocator for multithreaded applications
journal, November 2000

Berger, Emery D.; McKinley, Kathryn S.; Blumofe, Robert D.
ACM SIGPLAN Notices, Vol. 35, Issue 11
DOI: 10.1145/356989.357000

SharP: Towards Programming Extreme-Scale Systems with Hierarchical Heterogeneous Memory
conference, August 2017

Venkata, Manjunath Gorentla; Aderholdt, Ferrol; Parchman, Zachary
2017 46th International Conference on Parallel Processing Workshops (ICPPW)
DOI: 10.1109/ICPPW.2017.32

Similar records in OSTI.GOV collections:

SharP: Towards Programming Extreme-Scale Systems with Hierarchical Heterogeneous Memory

Conference Venkata, Manjunath Gorentla ; Aderholdt, Ferrol ; Parchman, Zachary

The pre-exascale systems are expected to have a significant amount of hierarchical and heterogeneous on-node memory, and this trend of system architecture in extreme-scale systems is expected to continue into the exascale era. Along with hierarchical-heterogeneous memory, the system typically has a high-performing network and a compute accelerator. This system architecture is not only effective for running traditional High Performance Computing (HPC) applications (Big-Compute), but also running data-intensive HPC applications and Big-Data applications. As a consequence, there is a growing desire to have a single system serve the needs of both Big-Compute and Big-Data applications. Though the system architecture supportsmore »« less
DOI: 10.1109/ICPPW.2017.32
SharP Data Constructs: Data Constructs to Enable Data-Centric Computing

Conference Aderholdt, William Ferrol ; Gorentla Venkata, Manjunath ; Parchman, Zachary

Extreme-scale applications (i.e., Big-Compute) are becoming increasingly data-intensive, i.e., producing and consuming increasingly large amounts of data. The HPC systems traditionally used for these applications are now used for Big-Data applications such as data analytics, social network analysis, machine learning, and genomics. As a consequence of these trends, the system architecture should be flexible and data-centric. This can already be witnessed in the pre-exascale systems with TBs of on-node hierarchical and heterogeneous memories, PBs of system memory, low-latency, high-throughput networks, and many threaded cores. As such, the pre-exascale systems suit the needs of both Big-Compute and Big-Data applications. Though themore »« less
DOI: 10.1109/PDP2018.2018.00031

Full Text Available
Blackcomb: Hardware-Software Co-design for Non-Volatile Memory in Exascale Systems

Technical Report Schreiber, Robert

Summary of technical results of Blackcomb Memory Devices We explored various different memory technologies (STTRAM, PCRAM, FeRAM, and ReRAM). The progress can be classified into three categories, below. Modeling and Tool Releases Various modeling tools have been developed over the last decade to help in the design of SRAM or DRAM-based memory hierarchies. To explore new design opportunities that NVM technologies can bring to the designers, we have developed similar high-level models for NVM, including PCRAMsim [Dong 2009], NVSim [Dong 2012], and NVMain [Poremba 2012]. NVSim is a circuit-level model for NVM performance, energy, and area estimation, which supports variousmore »« less
Makalu: fast recoverable allocation of non-volatile memory

Journal Article Bhandari, Kumud ; Chakrabarti, Dhruva R. ; Boehm, Hans-J. - ACM SIGPLAN Notices

Byte addressable non-volatile memory (NVRAM) is likely to supplement, and perhaps eventually replace, DRAM. Applications can then persist data structures directly in memory instead of serializing them and storing them onto a durable block device. However, failures during execution can leave data structures in NVRAM unreachable or corrupt. In this paper, we present Makalu, a system that addresses non-volatile memory management. Makalu offers an integrated allocator and recovery-time garbage collector that maintains internal consistency, avoids NVRAM memory leaks, and is efficient, all in the face of failures. We show that a careful allocator design can support a less restrictive andmore »« less
Cited by 10
DOI: 10.1145/2983990.2984019

Full Text Available
Final Technical Report - Proactive Data Containers for Scientific Storage

Technical Report Soumagne, Jerome ; Warren, Richard ; Mu, Jingqing ; ...

Emerging HPC systems are expected to be deployed with an unprecedented level of complexity, due to a deep system memory/storage hierarchy and heterogeneity of the storage hardware. This hierarchy is expected to range from CPU cache through several levels of volatile memory to nonvolatile memory, traditional hard disks, and tape. Simple and efficient methods of data management and movement through this hierarchy is critical for scientific applications using exascale systems. Existing storage system and I/O (SSIO) technologies face severe challenges in dealing with these requirements. POSIX and MPI I/O standards that are the basis for existing I/O libraries and parallelmore »« less
DOI: 10.2172/1577855

Full Text Available

Similar Records

Title: SharP Unified Memory Allocator: An Intent-Based Memory Allocator for Extreme-Scale Systems

Abstract

Citation Formats

Kokkos: Enabling manycore performance portability through polymorphic memory access patterns journal, December 2014

Hoard: a scalable memory allocator for multithreaded applications journal, November 2000

SharP: Towards Programming Extreme-Scale Systems with Hierarchical Heterogeneous Memory conference, August 2017

Kokkos: Enabling manycore performance portability through polymorphic memory access patterns
journal, December 2014

Hoard: a scalable memory allocator for multithreaded applications
journal, November 2000

SharP: Towards Programming Extreme-Scale Systems with Hierarchical Heterogeneous Memory
conference, August 2017