skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: FPGA-Based Optical Cavity Phase Stabilization for Coherent Pulse Stacking

Journal Article · · IEEE Journal of Quantum Electronics

Coherent pulse stacking (CPS) is a new time-domain coherent addition technique that stacks several optical pulses into a single output pulse, enabling high pulse energy from fiber lasers. We develop a robust, scalable, and distributed digital control system with firmware and software integration for algorithms, to support the CPS application. We model CPS as a digital filter in the Z domain and implement a pulse-pattern-based cavity phase detection algorithm on an field-programmable gate array (FPGA). A two-stage (2+1 cavities) 15-pulse stacking system achieves an 11.0 peak-power enhancement factor. Each optical cavity is fed back at 1.5kHz, and stabilized at an individually-prescribed round-trip phase with 0.7deg and 2.1deg rms phase errors for Stages 1 and 2, respectively. Optical cavity phase control with nanometer accuracy ensures 1.2% intensity stability of the stacked pulse over 12 h. The FPGA-based feedback control system can be scaled to large numbers of optical cavities.

Research Organization:
Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
Sponsoring Organization:
USDOE Office of Science (SC), High Energy Physics (HEP)
Grant/Contract Number:
AC02-05CH11231
OSTI ID:
1435116
Journal Information:
IEEE Journal of Quantum Electronics, Vol. 54, Issue 1; Related Information: © 1965-2012 IEEE.; ISSN 0018-9197
Publisher:
IEEECopyright Statement
Country of Publication:
United States
Language:
English
Citation Metrics:
Cited by: 2 works
Citation information provided by
Web of Science

Similar Records

Extracting cavity and pulse phases from limited data for coherent pulse stacking
Journal Article · Thu Mar 22 00:00:00 EDT 2018 · Chinese Optics Letters · OSTI ID:1435116

Cavity Control Algorithms
Conference · Thu Oct 01 00:00:00 EDT 2009 · OSTI ID:1435116

Optimization on fixed low latency implementation of the GBT core in FPGA
Journal Article · Tue Jul 11 00:00:00 EDT 2017 · Journal of Instrumentation · OSTI ID:1435116

Related Subjects