Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

EUVL mask substrate specifications (wafer-type)

Technical Report ·
DOI:https://doi.org/10.2172/13758· OSTI ID:13758
The Extreme Ultraviolet Lithography (EUVL) program currently is constructing an alpha-class exposure tool known as the Engineering Test Stand (ETS) that will employ 200mm wafer format masks. This report lists and explains the current specifications for the EUVL mask substrates suitable for use on the ETS. The shape and size of the mask are the same as those of a standard 200mm Si wafer. The flatness requirements are driven by the potential image placement distortion caused by the non-telecentric illumination of EUVL. The defect requirements are driven by the printable-defect size and desired yield for mask blank fabrication. Surface roughness can cause both a loss of light throughput and image speckle. The EUVL mask substrate must be made of low-thermal-expansion material because 40% of the light is absorbed by the multilayers and causes some uncorrectable thermal distortion during printing.
Research Organization:
Lawrence Livermore National Lab., CA (US)
Sponsoring Organization:
USDOE Office of Defense Programs (DP) (US)
DOE Contract Number:
W-7405-ENG-48
OSTI ID:
13758
Report Number(s):
UCRL-ID-135579
Country of Publication:
United States
Language:
English

Similar Records

Determining the Critcial Size of EUV Mask Substrate Defects
Journal Article · Wed Feb 27 23:00:00 EST 2008 · International Society for Optical Engineering (SPIE) · OSTI ID:934479

Determining the critical size of EUV mask substrate defects
Conference · Mon May 26 00:00:00 EDT 2008 · OSTI ID:941720

Detectability and printability of EUVL mask blank defects for the32 nm HP node
Conference · Wed Aug 01 00:00:00 EDT 2007 · OSTI ID:918124