skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method and apparatus for managing access to a memory

Patent ·
OSTI ID:1373721

A method and apparatus for managing access to a memory of a computing system. A controller transforms a plurality of operations that represent a computing job into an operational memory layout that reduces a size of a selected portion of the memory that needs to be accessed to perform the computing job. The controller stores the operational memory layout in a plurality of memory cells within the selected portion of the memory. The controller controls a sequence by which a processor in the computing system accesses the memory to perform the computing job using the operational memory layout. The operational memory layout reduces an amount of energy consumed by the processor to perform the computing job.

Research Organization:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC04-94AL85000
Assignee:
National Technologies & Engineering Solutions of Sandia, LLC
Patent Number(s):
9,720,851
Application Number:
14/831,702
OSTI ID:
1373721
Resource Relation:
Patent File Date: 2015 Aug 20
Country of Publication:
United States
Language:
English

References (15)

Switching power supply for lowered distribution system disturbance patent February 2001
Compression System and Method for Accelerating Sparse Matrix Computations patent-application August 2007
Parallel Operation Method and Information Processing Apparatus patent-application October 2014
Computation Hardware with High-Bandwidth Memory Interface patent-application March 2015
175 GMACS/mW Charge-Mode Adiabatic Mixed-Signal Array Processor conference January 2006
Improvement of Electronic-Computer Reliability through the Use of Redundancy journal September 1961
Design of a Repairable Redundant Computer journal October 1962
Low power signal processing architectures using residue arithmetic conference January 1998
Self-checked computation using residue arithmetic journal January 1966
1.1 TMACS/mW Fine-Grained Stochastic Resonant Charge-Recycling Array Processor journal April 2012
Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System journal July 2013
A low-power sense amplifier for adiabatic memory using memristor conference December 2012
Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects conference January 2009
Mapping irregular applications to DIVA, a PIM-based data-intensive architecture conference January 1999
A three-port adiabatic register file suitable for embedded applications conference January 1998

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING