Combating the Reliability Challenge of GPU Register File at Low Supply Voltage
Supply voltage reduction is an effective approach to significantly reduce GPU energy consumption. As the largest on-chip storage structure, the GPU register file becomes the reliability hotspot that prevents further supply voltage reduction below the safe limit (Vmin) due to process variation effects. This work addresses the reliability challenge of the GPU register file at low supply voltages, which is an essential first step for aggressive supply voltage reduction of the entire GPU chip. We propose GR-Guard, an architectural solution that leverages long register dead time to enable reliable operations from unreliable register file at low voltages.
- Research Organization:
- Pacific Northwest National Laboratory (PNNL), Richland, WA (US)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC05-76RL01830
- OSTI ID:
- 1339050
- Report Number(s):
- PNNL-SA-119484; KJ0402000
- Country of Publication:
- United States
- Language:
- English
Similar Records
A survey of techniques for architecting and managing GPU register file
New register file structure for the high-speed microprocessor
Critical Points Based Register-Concurrency Autotuning for GPUs
Journal Article
·
Thu Apr 07 00:00:00 EDT 2016
· IEEE Transactions on Parallel and Distributed Systems
·
OSTI ID:1332070
New register file structure for the high-speed microprocessor
Journal Article
·
Fri Oct 01 00:00:00 EDT 1982
· IEEE J. Solid-State Circuits; (United States)
·
OSTI ID:6153150
Critical Points Based Register-Concurrency Autotuning for GPUs
Conference
·
Mon Mar 14 00:00:00 EDT 2016
·
OSTI ID:1253875