Optimization of a readout architecture for pixel detectors
- Fermilab
This paper analyzes in detail some theoretical aspects in the modeling of a readout architecture for pixel detectors. In fact, these problems are common to the design of data acquisition systems and other processes containing buffers and where the input and output signals can be expressed by probability density functions. It is the purpose of this paper to point out that the same type of analysis can be extended to other systems with the benefit of saving time in long Montecarlo simulations and prototype design. The example case in which this paper is based on is the readout architecture of a column-based pixel detector amplifier and discriminator chip containing more than 3000 pixels of 50µ x 400µ. Several readout strategies are compared searching for an optimal design, which minimizes data loss and maximizes throughput. In particular, the probability of loosing pixel hits by overflowing the readout system is minimized studying the behavior of the stochastic Marcov process. Also, the communication channel bandwidths and local buffering are optimized.
- Research Organization:
- Fermi National Accelerator Laboratory (FNAL), Batavia, IL
- Sponsoring Organization:
- USDOE Office of Energy Research (ER)
- DOE Contract Number:
- AC02-76CH03000
- OSTI ID:
- 12628
- Report Number(s):
- FERMILAB-Conf-99/252; ON: DE00012628
- Country of Publication:
- United States
- Language:
- English
Similar Records
The architecture of the BTeV pixel readout chip
Dead-time free pixel readout architecture for ATLAS front-end IC