Wire like link for cycle reproducible and cycle accurate hardware accelerator
First and second field programmable gate arrays are provided which implement first and second blocks of a circuit design to be simulated. The field programmable gate arrays are operated at a first clock frequency and a wire like link is provided to send a plurality of signals between them. The wire like link includes a serializer, on the first field programmable gate array, to serialize the plurality of signals; a deserializer on the second field programmable gate array, to deserialize the plurality of signals; and a connection between the serializer and the deserializer. The serializer and the deserializer are operated at a second clock frequency, greater than the first clock frequency, and the second clock frequency is selected such that latency of transmission and reception of the plurality of signals is less than the period corresponding to the first clock frequency.
- Research Organization:
- International Business Machines Corporation, Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,002,693
- Application Number:
- 13/342,128
- OSTI ID:
- 1177498
- Country of Publication:
- United States
- Language:
- English
An automated, complete, structural test solution for SERDES
|
conference | January 2004 |
Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System
|
conference | August 2007 |
An Application Mapping Scheme over Distributed Reconfigurable System
|
conference | December 2009 |
Similar Records
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator