Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
A method, system and computer program product are disclosed for using a Field Programmable Gate Array (FPGA) to simulate operations of a device under test (DUT). The DUT includes a device memory having a number of input ports, and the FPGA is associated with a target memory having a second number of input ports, the second number being less than the first number. In one embodiment, a given set of inputs is applied to the device memory at a frequency Fd and in a defined cycle of time, and the given set of inputs is applied to the target memory at a frequency Ft. Ft is greater than Fd and cycle accuracy is maintained between the device memory and the target memory. In an embodiment, a cycle accurate model of the DUT memory is created by separating the DUT memory interface protocol from the target memory storage array.
- Research Organization:
- International Business Machines Corporation, Armonk, NY (United States)
- Sponsoring Organization:
- USDOE
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Number(s):
- 9,286,423
- Application Number:
- 13/435,707
- OSTI ID:
- 1243039
- Country of Publication:
- United States
- Language:
- English
SoC HW/SW verification and validation
|
conference | January 2011 |
Intel® atom™ processor core made FPGA-synthesizable
|
conference | January 2009 |
A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation
|
conference | January 2012 |
A Reprogrammable EDGE Baseband and Multimedia Handset SoC With 6-Mbit Embedded DRAM
|
journal | January 2006 |
Similar Records
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
Generating clock signals for a cycle accurate, cycle reproducible FPGA based hardware accelerator