Designing Next Generation Massively Multithreaded Architectures for Irregular Applications
Irregular applications, such as data mining or graph-based computations, show unpredictable memory/network access patterns and control structures. Massively multi-threaded architectures with large node count, like the Cray XMT, have been shown to address their requirements better than commodity clusters. In this paper we present the approaches that we are currently pursuing to design future generations of these architectures. First, we introduce the Cray XMT and compare it to other multithreaded architectures. We then propose an evolution of the architecture, integrating multiple cores per node and next generation network interconnect. We advocate the use of hardware support for remote memory reference aggregation to optimize network utilization. For this evaluation we developed a highly parallel, custom simulation infrastructure for multi-threaded systems. Our simulator executes unmodified XMT binaries with very large datasets, capturing effects due to contention and hot-spotting, while predicting execution times with greater than 90% accuracy. We also discuss the FPGA prototyping approach that we are employing to study efficient support for irregular applications in next generation manycore processors.
- Research Organization:
- Pacific Northwest National Laboratory (PNNL), Richland, WA (US)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC05-76RL01830
- OSTI ID:
- 1088645
- Report Number(s):
- PNNL-SA-86495; 400470000
- Journal Information:
- Computer, 45(8):53-61, Journal Name: Computer, 45(8):53-61 Journal Issue: 8 Vol. 45; ISSN 0018-9162
- Country of Publication:
- United States
- Language:
- English
Similar Records
Implementing and Evaluating Multithreaded Triad Census Algorithms on the Cray XMT
Exploring Manycore Multinode Systems for Irregular Applications with FPGA Prototyping