skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Insertion of operation-and-indicate instructions for optimized SIMD code

Patent ·
OSTI ID:1084334
; ;

Mechanisms are provided for inserting indicated instructions for tracking and indicating exceptions in the execution of vectorized code. A portion of first code is received for compilation. The portion of first code is analyzed to identify non-speculative instructions performing designated non-speculative operations in the first code that are candidates for replacement by replacement operation-and-indicate instructions that perform the designated non-speculative operations and further perform an indication operation for indicating any exception conditions corresponding to special exception values present in vector register inputs to the replacement operation-and-indicate instructions. The replacement is performed and second code is generated based on the replacement of the at least one non-speculative instruction. The data processing system executing the compiled code is configured to store special exception values in vector output registers, in response to a speculative instruction generating an exception condition, without initiating exception handling.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,458,684
Application Number:
12/543,628
OSTI ID:
1084334
Country of Publication:
United States
Language:
English

References (19)

System for handling load errors having symbolic entity generator to generate symbolic entity and ALU to propagate the symbolic entity patent February 2003
Method and system for supporting speculative execution using a speculative look-aside table patent May 1998
Handling of exceptions in speculative instructions patent August 1998
Register substitution during exception processing patent January 1995
Computer architecture for the deferral of exceptions on speculative instructions patent June 1999
Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution patent August 1997
Method for parking a vehicle patent July 2007
Processor structure and method for tracking floating-point exceptions patent September 1997
Floating point multiplier capable of easily performing a failure detection test patent July 1995
Data processing method and device patent-application March 2007
The IBM System/370 vector architecture journal January 1986
Exception masking in binary translation patent February 2006
Exploiting Workload Parallelism for Performance and Power Optimization in Blue Gene journal September 2006
System and method for deferring exceptions generated during speculative execution patent October 2001
Synergistic Processing in Cell's Multicore Architecture journal March 2006
Processor structure and method for maintaining and restoring precise state at any instruction boundary patent July 1997
Software Development Infrastructure patent-application December 2004
Method and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operations patent July 1998
Structure and method for instruction boundary machine state restoration patent October 1999

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING