Sequential circuit design for radiation hardened multiple voltage integrated circuits
Patent
·
OSTI ID:1003007
- Phoenix, AZ
The present invention includes a radiation hardened sequential circuit, such as a bistable circuit, flip-flop or other suitable design that presents substantial immunity to ionizing radiation while simultaneously maintaining a low operating voltage. In one embodiment, the circuit includes a plurality of logic elements that operate on relatively low voltage, and a master and slave latches each having storage elements that operate on a relatively high voltage.
- Research Organization:
- STC.UNM (Albuquerque, NM)
- Sponsoring Organization:
- USDOE
- Assignee:
- STC.UNM (Albuquerque, NM)
- Patent Number(s):
- 7,622,976
- Application Number:
- 11/774,380
- OSTI ID:
- 1003007
- Country of Publication:
- United States
- Language:
- English
Reducing radiation-hardened DigitalCircuit power consumption
|
journal | December 2005 |
Similar Records
Redundant single event upset supression system
Radiation hardened successive-approximation ADC with error detection circuits - 238
Radiation hardened flip flop
Patent
·
Tue Apr 04 00:00:00 EDT 2006
·
OSTI ID:1175691
Radiation hardened successive-approximation ADC with error detection circuits - 238
Conference
·
Thu Jun 15 00:00:00 EDT 2017
·
OSTI ID:23035355
Radiation hardened flip flop
Patent
·
Tue Jan 15 00:00:00 EDT 1974
·
OSTI ID:4352232