DOE PAGES title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: A Hybrid Transmitter With Voltage-Mode SST Preemphasis and Current-Mode Transmitter Equalization Capable of Operating at 77 K in DUNE

Journal Article · · IEEE Transactions on Nuclear Science
ORCiD logo [1]; ORCiD logo [2]
  1. Southern Methodist Univ., Dallas, TX (United States); Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
  2. Southern Methodist Univ., Dallas, TX (United States)

The Deep Underground Neutrino Experiment (DUNE) requires that the front-end transmitters operate at cryogenic temperature and drive 25–35 m long twin-axial (twinax) cables. Here, to compensate the frequency-dependent channel loss over the long cables and alleviate the de-emphasizing of the low-frequency signal magnitude, a hybrid of a current-mode (CM) transmitter equalization (TXEQ) and a voltage-mode (VM) preemphasis is proposed. The TXEQ employs a finite-impulse response (FIR) filter to boost the high-frequency components while de-emphasizing the low-frequency signal magnitude, thereby flattening the overall channel frequency response and reducing the intersymbol interference (ISI). The VM preemphasis is proposed to further mitigate ISI by boosting the high-frequency portion without degrading the signal magnitude, allowing for high signal swing. The main driver utilizes VM source-series-terminated (SST) output stages, which offers higher signal swing and better power efficiency than the conventional CM logic (CML) drivers. To ensure the lifetime and reliability at cryogenic temperature, the transmitter is implemented in a 65-nm CMOS process operating at 1.1 V of supply voltage and employing transistors with larger than minimum lengths. Silicon measurement results at 77 K have validated the proposed approaches.

Research Organization:
Fermi National Accelerator Laboratory (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC), High Energy Physics (HEP)
Grant/Contract Number:
AC02-07CH11359
OSTI ID:
2283750
Report Number(s):
FERMILAB-PUB--23-219-ITD; oai:inspirehep.net:2656174
Journal Information:
IEEE Transactions on Nuclear Science, Journal Name: IEEE Transactions on Nuclear Science Journal Issue: 3 Vol. 70; ISSN 0018-9499
Publisher:
IEEECopyright Statement
Country of Publication:
United States
Language:
English

References (28)

5 Gbit/s 2‐tap low‐swing voltage‐mode transmitter with least segmented voltage‐mode equalisation journal September 2014
Design and Comparative Study of Voltage Regulation-Based 2-Tap Flexible Feed-Forward Equalizer for Voltage-Mode Transmitters journal January 2022
A 5–8 Gb/s low-power transmitter with 2-tap pre-emphasis based on toggling serialization conference November 2016
A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI conference February 2010
A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth journal December 2008
A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS journal April 2008
Fully Digital Transmit Equalizer With Dynamic Impedance Modulation journal August 2011
Design and Analysis of Energy-Efficient Reconfigurable Pre-Emphasis Voltage-Mode Transmitters journal August 2013
A 32.75-Gb/s Voltage-Mode Transmitter With Three-Tap FFE in 16-nm CMOS journal October 2017
A Hybrid Line Driver with Voltage-Mode SST Pre-Emphasis and Current-Mode Equalization conference August 2020
A 5 Gb/s Voltage-Mode Transmitter Using Adaptive Time-Based De-Emphasis journal April 2017
A Temperature Compensated Triple-Path PLL With $K_{\mathrm {VCO}}$ Non-Linearity Desensitization Capable of Operating at 77 K journal November 2017
A 40-Gb/s PAM-4 Transmitter Using a 0.16-pJ/bit SST-CML-Hybrid (SCH) Output Driver and a Hybrid-Path 3-Tap FFE Scheme in 28-nm CMOS journal December 2019
A 6-Gbit/s Hybrid Voltage-Mode Transmitter With Current-Mode Equalization in 90-nm CMOS journal August 2012
Degradations of Threshold Voltage, Mobility, and Drain Current and the Dependence on Transistor Geometry For Stressing at 77 K and 300 K journal March 2014
Lifetime Studies of 130 nm nMOS Transistors Intended for Long-Duration, Cryogenic High-Energy Physics Experiments journal August 2012
LAr TPC Electronics CMOS Lifetime at 300 K and 77 K and Reliability Under Thermal Cycling journal December 2013
Cryogenic Lifetime Studies of 130 nm and 65 nm nMOS Transistors for High-Energy Physics Experiments journal June 2015
CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment journal November 2019
A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS journal January 2020
A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI conference February 2010
2.3 60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS conference February 2014
Fully Digital Transmit Equalizer With Dynamic Impedance Modulation journal August 2011
A 5 Gb/s Voltage-Mode Transmitter Using Adaptive Time-Based De-Emphasis journal April 2017
A 40-Gb/s PAM-4 Transmitter Using a 0.16-pJ/bit SST-CML-Hybrid (SCH) Output Driver and a Hybrid-Path 3-Tap FFE Scheme in 28-nm CMOS journal December 2019
Degradations of Threshold Voltage, Mobility, and Drain Current and the Dependence on Transistor Geometry For Stressing at 77 K and 300 K journal March 2014
Lifetime Studies of 130 nm nMOS Transistors Intended for Long-Duration, Cryogenic High-Energy Physics Experiments journal August 2012
Cryogenic Lifetime Studies of 130 nm and 65 nm nMOS Transistors for High-Energy Physics Experiments journal June 2015