Reduced number of counters for reliable messaging
Abstract
A shared memory maintained by sender processes stores a sequence number counter per destination process. A sender process increments the sequence number counter in the shared memory in sending a message to a destination process. The sender process sends a data packet comprising the message and at least a sequence number specified by the sequence number counter. All of the sender processes share a sequence number counter per destination process, each of the sender processes incrementing the sequence number counter in sending a respective message. Receiver processes run on the hardware processor, each of the receiver processes maintaining a local memory counter on the memory, the local memory counter associated with a sending node. The local memory counter stores a sequence number of a message received from the sending node. The receiver process delivers incoming data packets ordered by sequence numbers of the data packets.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1771545
- Patent Number(s):
- 10812416
- Application Number:
- 15/855,447
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 12/27/2017
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., and Steinmacher-Burow, Burkhard. Reduced number of counters for reliable messaging. United States: N. p., 2020.
Web.
Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., & Steinmacher-Burow, Burkhard. Reduced number of counters for reliable messaging. United States.
Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., and Steinmacher-Burow, Burkhard. Tue .
"Reduced number of counters for reliable messaging". United States. https://www.osti.gov/servlets/purl/1771545.
@article{osti_1771545,
title = {Reduced number of counters for reliable messaging},
author = {Kumar, Sameer and Heidelberger, Philip and Chen, Dong and Sugawara, Yutaka and Senger, Robert M. and Steinmacher-Burow, Burkhard},
abstractNote = {A shared memory maintained by sender processes stores a sequence number counter per destination process. A sender process increments the sequence number counter in the shared memory in sending a message to a destination process. The sender process sends a data packet comprising the message and at least a sequence number specified by the sequence number counter. All of the sender processes share a sequence number counter per destination process, each of the sender processes incrementing the sequence number counter in sending a respective message. Receiver processes run on the hardware processor, each of the receiver processes maintaining a local memory counter on the memory, the local memory counter associated with a sending node. The local memory counter stores a sequence number of a message received from the sending node. The receiver process delivers incoming data packets ordered by sequence numbers of the data packets.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 20 00:00:00 EDT 2020},
month = {Tue Oct 20 00:00:00 EDT 2020}
}
Works referenced in this record:
Multi-Petascale Highly Efficient Parallel Supercomputer
patent-application, September 2011
- Asaad, Sameh; Bellofatto, Ralph E.; Blocksome, Michael A.
- US Patent Document 13/004007; 20110219208
Systems and Methods for Providing a Unified Variable Selection Approach Based on Variance Preservation
patent-application, February 2014
- Zhao, Zheng; Cox, James; Duling, David
- US Patent Application 13/970459; 20140059073
Providing Improved Message Handling Performance in Computer Systems Utilizing Shared Network Devices
patent-application, January 2010
- Mundy, Michael Basil
- US Patent Application 12/239966; 20100082788
Algorithms implementing distributed shared memory
journal, May 1990
- Stumm, M.; Zhou, S.
- Computer, Vol. 23, Issue 5
Computing in parallel processing environments
patent, May 2014
- Griffin, Patrick Robert; Hostetter, Mathew; Agarwal, Anant
- US Patent Document 8,738,860
Configurable memory system and method for providing atomic counting operations in a memory device
patent, September 2010
- Bellofatto, Ralph E.; Gara, Alan; Giampapa, Mark E.
- US Patent Document 7,797,503
Multistream processing memory-and barrier-synchronization method and apparatus
patent, October 2008
- Scott, Steven L.; Faanes, Gregory J.; Stephenson, Brick
- US Patent Document 7,437,521
Overlapped rendezvous memory registration
patent-application, April 2019
- Sur, Sayantan; Underwood, Keith; Ganapathi, Ravindra Babu
- US Patent Application 15/721854; 20190102236
Methods and systems for reliable data transmission using selective retransmission
patent-application, December 2007
- Huang, Kaiyuan; Kemp, Michael F.; Munter, Ernst
- US Patent Application 11/761804; 20070291778
Combined hardware and software implementation of link capacity adjustment scheme (LCAS) in SONET (synchronous optical network) virtual concatenation (VCAT)
patent, July 2009
- Malik, Rakesh; Mukherjee, Dev Shankar; Chilwal, Harsh
- US Patent Document 7,558,287
System and Method For Achieving Enhanced Performance With Multiple Networking Central Processing Unit (CPU) Cores
patent-application, June 2014
- Janakiraman, Ramsundar; Palkar, Prasad; Nambiar, Brijesh
- US Patent Application 13/692622; 20140156954
Shared memory eigensolver
patent-application, October 2016
- Liao, Cheng
- US Patent Application 15/132085; 20160299874
Parallel efficiency calculation method and apparatus
patent-application, January 2004
- Orii, Shigeo
- US Patent Application 10/619462; 20040015978
Shared memory management in a switched network element
patent, February 2000
- Muller, Shimon; Hendel, Ariel; Tangirala, Ravi
- US Patent Document 6,021,132
Efficient Memory Virtualization In Multi-Threaded Processing Units
patent-application, May 2014
- Barrow-Williams, Nick; Fahs, Brian; Duluk, Jr., Jerome F.
- US Patent Application 13/660799; 20140123146
Minimizing usage of hardware counters in triggered operations for collective communication
patent-application, July 2019
- Islam, Nusrat; Zheng, Gengbin; Sur, Sayantan
- US Patent Application 16/353759; 20190213146
End-to-end enhanced reliable datagram transport
patent, December 2018
- Shahar, Ariel; Chapman, Hillel
- US Patent Document 10,148,581
Application scheduling in heterogeneous multiprocessor computing platform based on a ratio of predicted performance of processor cores
patent, February 2016
- Iyer, Ravishankar; Srinivasan, Sadagopan; Zhao, Li
- US Patent Document 9,268,611
Apparatus, method and system for aggregating computing resources
patent-application, June 2006
- Miloushev, Vladimir; Nickolov, Peter; Hester, Becky L.
- US Patent Application 11/024641; 20060143350
High Performance, Scalable Multi Chip Interconnect
patent-application, May 2014
- Ramey, Carl G.; Mattina, Matthew
- US Patent Application 13/789801; 20140122560
Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
patent, June 2018
- Murphy, Richard C.
- US Patent Document 9,997,232
Efficient implicit privatization of transactional memory
patent-application, October 2008
- Lev, Yosef; Shavit, Nir N.; Dice, David
- US Patent Application 12/101316; 20080256074
Computing machine
patent-application, April 2008
- Chow, Paul; Madill, Christopher Andre; Patel, Arun Mohanial
- US Patent Application 11/869270; 20080092146
Completion Processing For Data Communications Instructions
patent-application, July 2012
- Blocksome, Michael A.; Kumar, Sameer; Parker, Jeffrey J.
- US Patent Application 12/985651; 20120179760
Direct memory access transfer completion notification
patent, February 2011
- Archer, Charles J.; Blocksome, Michael A.; Parker, Jeffrey J.
- US Patent Document 7,890,670
Application program interface of a parallel-processing computer system that supports multiple programming languages
patent-application, December 2007
- McGuire, Morgan S.; Demetriou, Christopher G.; Grant, Brian K.
- US Patent Application 11/714619; 20070294663
Application profiling job management system, program, and method
patent-application, February 2018
- Al-Jarro, Ahmed; Aldea Lopez, Sergio
- US Patent Application 15/639085; 20180046497
Distributed Symmetric Multiprocessing Computing Architecture
patent-application, May 2011
- Anderson, Richard S.
- US Patent Application 12/946626; 20110125974
Method of assisting execution of plural simulation programs for coupled simulation
patent, October 1999
- Sagawa, Nobutoshi; Nagasawa, Mikio; Ihara, Sigeo
- US Patent Document 5,963,731
Guaranteeing delivery of multi-packet GSM messages
patent, March 2012
- Arimilli, Lakshminarayana B.; Blackmore, Robert S.; Kim, Chulho
- US Patent Document 8,146,094
Efficient connection and memory management for message passing on a single SMP or a cluster of SMPs
patent-application, October 2002
- Venkatsubramanian, Narayan; Dontje, Terry D.; Sistare, Steve
- US Patent Application 09/821639; 20020147785
The deep computing messaging framework: generalized scalable message passing on the blue gene/P supercomputer
conference, January 2008
- Kumar, Sameer; Ratterman, Joseph; Smith, Brian
- Proceedings of the 22nd annual international conference on Supercomputing - ICS '08
DMA shared byte counters in a parallel computer
patent, April 2010
- Chen, Dong; Gara, Alan; Heidelberger, Philip
- US Patent Document 7,694,035
Virtual heterogeneous channel for message passing
patent-application, May 2009
- Supalov, Alexander V.; Truschin, Vladimir D.; Ryzhykh, Alexey V.
- US Patent Application 12/290615; 20090119676
Basic element for the connection network of a fast packet switching node
patent, April 1994
- Bostica, Bruno; Daniele, Antonella; Vercellone, Vinicio
- US Patent Document 5,307,343
Methods and apparatus for parallel execution of a process
patent-application, May 2006
- Husbands, Parry Jones Reginald; Choy, Long Yin; Edelman, Alan
- US Patent Application 11/217114; 20060101314
Local region table for storage of information regarding memory access by other nodes
patent-application, June 2005
- DeSota, Donald R.; Durr, William; Joersz, Robert
- US Patent Application 10/725853; 20050120183
Fencing direct memory access data transfers in a parallel active messaging interface of a parallel computer
patent, February 2014
- Blocksome, Michael A.; Mamidala, Amith R.
- US Patent Document 8,650,338
Computing in parallel processing environments
patent, July 2018
- Ramey, Carl; Metcalf, Christopher D.
- US Patent Document 10,037,299