DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Reduced number of counters for reliable messaging

Abstract

A shared memory maintained by sender processes stores a sequence number counter per destination process. A sender process increments the sequence number counter in the shared memory in sending a message to a destination process. The sender process sends a data packet comprising the message and at least a sequence number specified by the sequence number counter. All of the sender processes share a sequence number counter per destination process, each of the sender processes incrementing the sequence number counter in sending a respective message. Receiver processes run on the hardware processor, each of the receiver processes maintaining a local memory counter on the memory, the local memory counter associated with a sending node. The local memory counter stores a sequence number of a message received from the sending node. The receiver process delivers incoming data packets ordered by sequence numbers of the data packets.

Inventors:
; ; ; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1771545
Patent Number(s):
10812416
Application Number:
15/855,447
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 12/27/2017
Country of Publication:
United States
Language:
English

Citation Formats

Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., and Steinmacher-Burow, Burkhard. Reduced number of counters for reliable messaging. United States: N. p., 2020. Web.
Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., & Steinmacher-Burow, Burkhard. Reduced number of counters for reliable messaging. United States.
Kumar, Sameer, Heidelberger, Philip, Chen, Dong, Sugawara, Yutaka, Senger, Robert M., and Steinmacher-Burow, Burkhard. Tue . "Reduced number of counters for reliable messaging". United States. https://www.osti.gov/servlets/purl/1771545.
@article{osti_1771545,
title = {Reduced number of counters for reliable messaging},
author = {Kumar, Sameer and Heidelberger, Philip and Chen, Dong and Sugawara, Yutaka and Senger, Robert M. and Steinmacher-Burow, Burkhard},
abstractNote = {A shared memory maintained by sender processes stores a sequence number counter per destination process. A sender process increments the sequence number counter in the shared memory in sending a message to a destination process. The sender process sends a data packet comprising the message and at least a sequence number specified by the sequence number counter. All of the sender processes share a sequence number counter per destination process, each of the sender processes incrementing the sequence number counter in sending a respective message. Receiver processes run on the hardware processor, each of the receiver processes maintaining a local memory counter on the memory, the local memory counter associated with a sending node. The local memory counter stores a sequence number of a message received from the sending node. The receiver process delivers incoming data packets ordered by sequence numbers of the data packets.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 20 00:00:00 EDT 2020},
month = {Tue Oct 20 00:00:00 EDT 2020}
}

Works referenced in this record:

Multi-Petascale Highly Efficient Parallel Supercomputer
patent-application, September 2011


Systems and Methods for Providing a Unified Variable Selection Approach Based on Variance Preservation
patent-application, February 2014


Algorithms implementing distributed shared memory
journal, May 1990


Computing in parallel processing environments
patent, May 2014


Configurable memory system and method for providing atomic counting operations in a memory device
patent, September 2010


Multistream processing memory-and barrier-synchronization method and apparatus
patent, October 2008


Overlapped rendezvous memory registration
patent-application, April 2019


Methods and systems for reliable data transmission using selective retransmission
patent-application, December 2007


System and Method For Achieving Enhanced Performance With Multiple Networking Central Processing Unit (CPU) Cores
patent-application, June 2014


Shared memory eigensolver
patent-application, October 2016


Parallel efficiency calculation method and apparatus
patent-application, January 2004


Shared memory management in a switched network element
patent, February 2000


Efficient Memory Virtualization In Multi-Threaded Processing Units
patent-application, May 2014


Minimizing usage of hardware counters in triggered operations for collective communication
patent-application, July 2019


End-to-end enhanced reliable datagram transport
patent, December 2018


Apparatus, method and system for aggregating computing resources
patent-application, June 2006


High Performance, Scalable Multi Chip Interconnect
patent-application, May 2014


Efficient implicit privatization of transactional memory
patent-application, October 2008


Computing machine
patent-application, April 2008


Completion Processing For Data Communications Instructions
patent-application, July 2012


Direct memory access transfer completion notification
patent, February 2011


Application program interface of a parallel-processing computer system that supports multiple programming languages
patent-application, December 2007


Application profiling job management system, program, and method
patent-application, February 2018


Distributed Symmetric Multiprocessing Computing Architecture
patent-application, May 2011


Method of assisting execution of plural simulation programs for coupled simulation
patent, October 1999


Guaranteeing delivery of multi-packet GSM messages
patent, March 2012


Efficient connection and memory management for message passing on a single SMP or a cluster of SMPs
patent-application, October 2002


The deep computing messaging framework: generalized scalable message passing on the blue gene/P supercomputer
conference, January 2008


DMA shared byte counters in a parallel computer
patent, April 2010


Virtual heterogeneous channel for message passing
patent-application, May 2009


Basic element for the connection network of a fast packet switching node
patent, April 1994


Methods and apparatus for parallel execution of a process
patent-application, May 2006


Local region table for storage of information regarding memory access by other nodes
patent-application, June 2005


Computing in parallel processing environments
patent, July 2018