Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Performance of switch blocking on multithreaded architectures

Conference ·
OSTI ID:98917
;  [1]; ;  [2]
  1. Indian Institute of Science, Bangalore (India)
  2. Massachusetts Institute of Technology, Cambridge, MA (United States)

Block multithreaded architectures tolerate large memory and synchronization latencies by switching contexts on every remote-memory-access or on a failed synchronization request. We study the performance of a waiting mechanism called switch-blocking where waiting threads are disabled (but not unloaded) and signalled at the completion of the wait in comparison with switch-spinning where waiting threads poll and execute in a round-robin fashion. We present an implementation of switch-blocking on a simulator for Alewife (a block multithreaded machine) for both remote memory accesses and synchronization operations and discuss results from the simulator. Our results indicate that switch-blocking has the same problems that switch-spinning has under heavy lock contention and that support for switch-blocking for remote memory accesses may not be judicious at current range of memory access times but may be so in the future due to its strong interactions with synchronization operations.

OSTI ID:
98917
Report Number(s):
CONF-940856--
Country of Publication:
United States
Language:
English

Similar Records

Compiler-controlled multithreading for lenient parallel languages
Book · Mon Dec 31 23:00:00 EST 1990 · OSTI ID:5312979

Multithreading in vector processors
Patent · Mon Jan 15 23:00:00 EST 2018 · OSTI ID:1417324

A study of the Earth-Manna multithreaded system
Journal Article · Thu Aug 01 00:00:00 EDT 1996 · International Journal of Parallel Programming · OSTI ID:441127