Design and evaluation of a multiprocessor architecture with decentralized control
Conference
·
OSTI ID:98887
- Univ. of Texas, Austin, TX (United States)
This paper presents design and evaluation of a decentralized control mechanism of a variable-topology (phase-reconfigurable) multiprocessor architecture. We design and implement an active crossbar communication processor (XCP) which encodes a set of communication instructions. The new interconnection network approach provides an apt phase-reconfiguration method. The new method is distributed in nature and does not require a global control bus that is a time consuming feature as verified in many existing systems. A conjugate-gradient algorithm for solving a linear system equations is used to perform evaluation and comparison.
- OSTI ID:
- 98887
- Report Number(s):
- CONF-940856--
- Country of Publication:
- United States
- Language:
- English
Similar Records
Efficient multiprocessor architecture for digital signal processing
RT-cube: An interconnection network architecture for multiprocessor systems
SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture
Conference
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:5213943
RT-cube: An interconnection network architecture for multiprocessor systems
Thesis/Dissertation
·
Tue Dec 31 23:00:00 EST 1991
·
OSTI ID:7260681
SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture
Conference
·
Fri Dec 30 23:00:00 EST 1994
·
OSTI ID:98891