Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

A lower bound for the QRQW PRAM

Conference ·
OSTI ID:93994
The queue-read, queue-write (QRQW) parallel random access machine (PRAM) model is a shared memory model which allows concurrent reading and writing with a time cost proportional to the contention. This is designed to model currently available parallel machines more accurately than either the CRCW PRAM or EREW PRAM models. Many algorithmic results have been developed for the QRQW PRAM. However, the only lower bound results have been fairly simple reductions from lower bounds for other models, such as the EREW PRAM or the ``few-write`` CREW PRAM. Here we present a lower bound specific to the QRQW PRAM. This lower bound is on the problem of Linear Approximate Compaction (LAC), whose input consists of at most m marked items in an array of size n, and whose output consists of the rn marked items in an array of size 0(m). There is an O({radical}log n), expected time randomized algorithm for LAC on the QRQW PRAM. We prove a lower bound of {Omega}(log log log n) expected time for any randomized algorithm for LAC. This bound applies regardless of the number of processors and memory cells of the QRQW PRAM. The previous best lower bound was {Omega}(log* n) time, taken from the known lower bound for LAC on the CRCW PRAM.
Research Organization:
Sandia National Labs., Albuquerque, NM (United States)
Sponsoring Organization:
USDOE, Washington, DC (United States)
DOE Contract Number:
AC04-94AL85000
OSTI ID:
93994
Report Number(s):
SAND--95-1081C; CONF-951069--1; ON: DE95013020
Country of Publication:
United States
Language:
English

Similar Records

Randomized parallel speedups for list ranking
Journal Article · Mon Jun 01 04:00:00 UTC 1987 · J. Parallel Distrib. Comput.; (United States) · OSTI ID:6225065

Simulation of parallel random access machines by circuits
Journal Article · Tue May 01 04:00:00 UTC 1984 · SIAM J. Comput.; (United States) · OSTI ID:6300636

Efficient parallel algorithms on restartable fail-stop processors
Technical Report · Tue Jan 01 04:00:00 UTC 1991 · OSTI ID:5216101