Dense and Sparse Matrix Operations on the Cell Processor
The slowing pace of commodity microprocessor performance improvements combined with ever-increasing chip power demands has become of utmost concern to computational scientists. Therefore, the high performance computing community is examining alternative architectures that address the limitations of modern superscalar designs. In this work, we examine STI's forthcoming Cell processor: a novel, low-power architecture that combines a PowerPC core with eight independent SIMD processing units coupled with a software-controlled memory to offer high FLOP/s/Watt. Since neither Cell hardware nor cycle-accurate simulators are currently publicly available, we develop an analytic framework to predict Cell performance on dense and sparse matrix operations, using a variety of algorithmic approaches. Results demonstrate Cell's potential to deliver more than an order of magnitude better GFLOP/s per watt performance, when compared with the Intel Itanium2 and Cray X1 processors.
- Research Organization:
- Ernest Orlando Lawrence Berkeley NationalLaboratory, Berkeley, CA (US)
- Sponsoring Organization:
- USDOE Director, Office of Science
- DOE Contract Number:
- AC02-05CH11231
- OSTI ID:
- 891029
- Report Number(s):
- LBNL--58253; BnR: YN0100000
- Country of Publication:
- United States
- Language:
- English
Similar Records
The Potential of the Cell Processor for Scientific Computing
Leading Computational Methods on Scalar and Vector HEC Platforms