Silicon-on-insulator field effect transistor with improved body ties for rad-hard applications
- Albuquerque, NM
- Tijeras, NM
A silicon-on-insulator (SOI) field-effect transistor (FET) and a method for making the same are disclosed. The SOI FET is characterized by a source which extends only partially (e.g. about half-way) through the active layer wherein the transistor is formed. Additionally, a minimal-area body tie contact is provided with a short-circuit electrical connection to the source for reducing floating body effects. The body tie contact improves the electrical characteristics of the transistor and also provides an improved single-event-upset (SEU) radiation hardness of the device for terrestrial and space applications. The SOI FET also provides an improvement in total-dose radiation hardness as compared to conventional SOI transistors fabricated without a specially prepared hardened buried oxide layer. Complementary n-channel and p-channel SOI FETs can be fabricated according to the present invention to form integrated circuits (ICs) for commercial and military applications.
- Research Organization:
- SANDIA CORP
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Number(s):
- US 6268630
- OSTI ID:
- 873901
- Country of Publication:
- United States
- Language:
- English
Elimination of bipolar-induced breakdown in fully-depleted SOI MOSFETs
|
conference | January 1992 |
Similar Records
BUSFET - A Novel Radiation-Hardened SOI Transistor
Space and military radiation effects in silicon-on-insulator devices
Related Subjects
according
active
active layer
additionally
applications
buried
buried oxide
characteristics
characterized
circuits
commercial
compared
complementary
connection
contact
conventional
device
disclosed
effect
effect transistor
effects
electrical
electrical characteristic
electrical characteristics
electrical connection
extends
fabricated
fabricated according
fet
fets
field
field effect
field-effect
field-effect transistor
floating
form
formed
half-way
hardened
hardness
ics
improved
improvement
improves
integrated
integrated circuit
integrated circuits
layer
method
military
minimal-area
n-channel
oxide
oxide layer
p-channel
partially
prepared
provided
provides
rad-hard
radiation
radiation hard
radiation hardness
reducing
seu
short-circuit
silicon-on-insulator
single-event-upset
soi
source
space
space applications
specially
specially prepared
terrestrial
tie
ties
total-dose
transistor
transistors