Fault current limiter and alternating current circuit breaker
- Los Alamos, NM
A solid-state circuit breaker and current limiter for a load served by an alternating current source having a source impedance, the solid-state circuit breaker and current limiter comprising a thyristor bridge interposed between the alternating current source and the load, the thyristor bridge having four thyristor legs and four nodes, with a first node connected to the alternating current source, and a second node connected to the load. A coil is connected from a third node to a fourth node, the coil having an impedance of a value calculated to limit the current flowing therethrough to a predetermined value. Control means are connected to the thyristor legs for limiting the alternating current flow to the load under fault conditions to a predetermined level, and for gating the thyristor bridge under fault conditions to quickly reduce alternating current flowing therethrough to zero and thereafter to maintain the thyristor bridge in an electrically open condition preventing the alternating current from flowing therethrough for a predetermined period of time.
- Research Organization:
- Los Alamos National Laboratory (LANL), Los Alamos, NM
- DOE Contract Number:
- W-7405-ENG-36
- Assignee:
- Regents of University of California (Oakland, CA)
- Patent Number(s):
- US 5726848
- OSTI ID:
- 871417
- Country of Publication:
- United States
- Language:
- English
Similar Records
Solid-state circuit breaker with current limiting characteristic using a superconducting coil
Solid-state circuit breaker with current limiting characteristic using a superconducting coil
Related Subjects
alternating
alternating current
breaker
bridge
calculated
circuit
circuit breaker
coil
comprising
condition
conditions
connected
control
control means
current
current circuit
current flow
current flowing
current limit
current limiter
current source
electrically
fault
fault condition
fault current
flow
flowing
flowing therethrough
fourth
gating
impedance
interposed
legs
level
limit
limiter
limiter comprising
limiting
load
maintain
means
node
nodes
period
predetermined
predetermined level
predetermined period
predetermined value
preventing
quickly
reduce
served
solid-state
solid-state circuit
source
source impedance
thereafter
therethrough
third
thyristor
thyristor bridge
time
value
zero