Multi-processor including data flow accelerator module

Patent · Mon Jan 01 04:00:00 EST 1990

OSTI ID:867242

Davidson, George S ^[1]; Pierce, Paul E ^[1]

---

1. Albuquerque, NM

An accelerator module for a data flow computer includes an intelligent memory. The module is added to a multiprocessor arrangement and uses a shared tagged memory architecture in the data flow computer. The intelligent memory module assigns locations for holding data values in correspondence with arcs leading to a node in a data dependency graph. Each primitive computation is associated with a corresponding memory cell, including a number of slots for operands needed to execute a primitive computation, a primitive identifying pointer, and linking slots for distributing the result of the cell computation to other cells requiring that result as an operand. Circuitry is provided for utilizing tag bits to determine automatically when all operands required by a processor are available and for scheduling the primitive for execution in a queue. Each memory cell of the module may be associated with any of the primitives, and the particular primitive to be executed by the processor associated with the cell is identified by providing an index, such as the cell number for the primitive, to the primitive lookup table of starting addresses. The module thus serves to perform functions previously performed by a number of sections of data flow architectures and coexists with conventional shared memory therein. A multiprocessing system including the module operates in a hybrid mode, wherein the same processing modules are used to perform some processing in a sequential mode, under immediate control of an operating system, while performing other processing in a data flow mode.

• Research Organization: AT & T CORP
• DOE Contract Number: AC04-76DP00789
• Assignee: United States Department of Energy (Washington, DC)
• Patent Number(s): US 4893234
• OSTI ID: 867242
• Country of Publication: United States
• Language: English

Related Subjects

/712/
accelerator
accelerator module
added
addresses
architecture
architectures
arcs
arrangement
assigns
associated
automatically
available
bits
cell
cells
circuitry
coexists
computation
computer
control
conventional
correspondence
corresponding
data
data flow
data value
data values
dependency
determine
distributing
execute
executed
execution
flow
flow computer
functions
graph
holding
hybrid
identified
identifying
immediate
including
index
intelligent
leading
linking
locations
lookup
memory
memory cell
mode
module
modules
multi-processor
multiprocessing
multiprocessor
node
operand
operands
operates
operating
particular
perform
performed
performing
pointer
previously
primitive
primitives
processing
processing module
processing modules
processor
provided
providing
queue
required
requiring
result
scheduling
sections
sequential
serves
shared
slots
starting
table
tag
tagged
therein
utilizing
values