Method and apparatus for controlling multiple motors
Patent
·
OSTI ID:866355
- Los Alamos, NM
A method and apparatus are provided for simultaneously controlling a plurality of stepper motors. Addressing circuitry generates address data for each motor in a periodic address sequence. Memory circuits respond to the address data for each motor by accessing a corresponding memory location containing a first operational data set functionally related to a direction for moving the motor, speed data, and rate of speed change. First logic circuits respond to the first data set to generate a motor step command. Second logic circuits respond to the command from the first logic circuits to generate a third data set for replacing the first data set in memory with a current operational motor status, which becomes the first data set when the motor is next addressed.
- Research Organization:
- Los Alamos National Laboratory (LANL), Los Alamos, NM
- DOE Contract Number:
- W-7405-ENG-36
- Assignee:
- United States of America as represented by United States (Washington, DC)
- Patent Number(s):
- US 4689541
- OSTI ID:
- 866355
- Country of Publication:
- United States
- Language:
- English
Similar Records
Method and apparatus for controlling multiple motors
Method and apparatus for controlling multiple motors
Variable current speed controller for eddy current motors
Patent
·
Tue Jul 22 00:00:00 EDT 1986
·
OSTI ID:6946118
Method and apparatus for controlling multiple motors
Patent
·
Tue Aug 25 00:00:00 EDT 1987
·
OSTI ID:6037423
Variable current speed controller for eddy current motors
Patent
·
Thu Mar 11 23:00:00 EST 1982
·
OSTI ID:6570518
Related Subjects
/318/
accessing
address
addressed
addressing
apparatus
change
circuitry
circuits
command
containing
controlling
corresponding
current
data
data set
direction
functionally
functionally related
generate
generates
location
logic
logic circuit
logic circuits
memory
memory circuit
memory location
method
motor
motors
moving
multiple
operational
periodic
plurality
provided
rate
related
replacing
respond
sequence
set
simultaneously
speed
speed data
status
step
stepper
stepper motor
stepper motors
third
accessing
address
addressed
addressing
apparatus
change
circuitry
circuits
command
containing
controlling
corresponding
current
data
data set
direction
functionally
functionally related
generate
generates
location
logic
logic circuit
logic circuits
memory
memory circuit
memory location
method
motor
motors
moving
multiple
operational
periodic
plurality
provided
rate
related
replacing
respond
sequence
set
simultaneously
speed
speed data
status
step
stepper
stepper motor
stepper motors
third