skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Computer Generated Inputs for NMIS Processor Verification

Abstract

Proper operation of the Nuclear Identification Materials System (NMIS) processor can be verified using computer-generated inputs [BIST (Built-In-Self-Test)] at the digital inputs. Preselected sequences of input pulses to all channels with known correlation functions are compared to the output of the processor. These types of verifications have been utilized in NMIS type correlation processors at the Oak Ridge National Laboratory since 1984. The use of this test confirmed a malfunction in a NMIS processor at the All-Russian Scientific Research Institute of Experimental Physics (VNIIEF) in 1998. The NMIS processor boards were returned to the U.S. for repair and subsequently used in NMIS passive and active measurements with Pu at VNIIEF in 1999.

Authors:
; ; ; ; ; ; ;
Publication Date:
Research Org.:
Oak Ridge Y-12 Plant, TN (US)
Sponsoring Org.:
USDOE Office of Defense Programs (DP) (US)
OSTI Identifier:
782895
Report Number(s):
Y/LB-16,072
TRN: US0103527
DOE Contract Number:  
AC05-00OR22800
Resource Type:
Conference
Resource Relation:
Conference: Institute of Nuclear Materials Management Annual Conference, Indian Wells, CA (US), 07/15/2001--07/19/2001; Other Information: PBD: 29 Jun 2001
Country of Publication:
United States
Language:
English
Subject:
11 NUCLEAR FUEL CYCLE AND FUEL MATERIALS; 98 NUCLEAR DISARMAMENT, SAFEGUARDS, AND PHYSICAL PROTECTION; COMPUTER CALCULATIONS; CORRELATION FUNCTIONS; NUCLEAR MATERIALS MANAGEMENT; ORNL; IDENTIFICATION SYSTEMS; VERIFICATION; SECURITY; RUSSIAN FEDERATION; FAILURES; REPAIR; PLUTONIUM

Citation Formats

J. A. Mullens, J. E. Breeding, J. A. McEvers, R. W. Wysor, L. G. Chiang, J. R. Lenarduzzi, J. T. Mihalczo, and J. K. Mattingly. Computer Generated Inputs for NMIS Processor Verification. United States: N. p., 2001. Web.
J. A. Mullens, J. E. Breeding, J. A. McEvers, R. W. Wysor, L. G. Chiang, J. R. Lenarduzzi, J. T. Mihalczo, & J. K. Mattingly. Computer Generated Inputs for NMIS Processor Verification. United States.
J. A. Mullens, J. E. Breeding, J. A. McEvers, R. W. Wysor, L. G. Chiang, J. R. Lenarduzzi, J. T. Mihalczo, and J. K. Mattingly. Fri . "Computer Generated Inputs for NMIS Processor Verification". United States. https://www.osti.gov/servlets/purl/782895.
@article{osti_782895,
title = {Computer Generated Inputs for NMIS Processor Verification},
author = {J. A. Mullens and J. E. Breeding and J. A. McEvers and R. W. Wysor and L. G. Chiang and J. R. Lenarduzzi and J. T. Mihalczo and J. K. Mattingly},
abstractNote = {Proper operation of the Nuclear Identification Materials System (NMIS) processor can be verified using computer-generated inputs [BIST (Built-In-Self-Test)] at the digital inputs. Preselected sequences of input pulses to all channels with known correlation functions are compared to the output of the processor. These types of verifications have been utilized in NMIS type correlation processors at the Oak Ridge National Laboratory since 1984. The use of this test confirmed a malfunction in a NMIS processor at the All-Russian Scientific Research Institute of Experimental Physics (VNIIEF) in 1998. The NMIS processor boards were returned to the U.S. for repair and subsequently used in NMIS passive and active measurements with Pu at VNIIEF in 1999.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Fri Jun 29 00:00:00 EDT 2001},
month = {Fri Jun 29 00:00:00 EDT 2001}
}

Conference:
Other availability
Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that hold this conference proceeding.

Save / Share: