Multicomputer approach to non-numeric computation
Thesis/Dissertation
·
OSTI ID:7081298
The architecture of a dynamically partitionable multicomputer system with switchable main memory modules (SM3) for non-numeric computations is studied. The architecture supports efficient execution of parallel algorithms for database processing by (i) allowing the sharing of switchable main memory modules between computers, (ii) supporting network partitioning, and (iii) employing global control lines to efficiently support interprocessor communication. The data transfer time is reduced to memory switching time by allowing some main memory modules to be switched between processors. Network partitioning gives a common bus network system to the capability of an MIMD machine while performing global operations. The global control lines establish a quick and efficient hig-level protocol in the system. The network is supervised by a control computer which oversees network partitioning and other functions. A simulation study of some commonly used database operations, using discrete-event simulation techniques, was carried out, and results of the study are presented. Certain aspects of the system architecture were modified on the basis of simulation results. The general-purpose nature of the SM3 system allows the implementation of a variety of parallel algorithms for database processing.
- Research Organization:
- Florida Univ., Gainesville (USA)
- OSTI ID:
- 7081298
- Country of Publication:
- United States
- Language:
- English
Similar Records
The architecture of SM3: A dynamically partitionable multicomputer system
Matrix multiplication on a multicomputer system with switchable main memory modules
Dynamically partitionable multicomputers with switchable memory
Journal Article
·
Mon Sep 01 00:00:00 EDT 1986
· IEEE Trans. Comput.; (United States)
·
OSTI ID:5380926
Matrix multiplication on a multicomputer system with switchable main memory modules
Conference
·
Mon Dec 31 23:00:00 EST 1984
·
OSTI ID:7018222
Dynamically partitionable multicomputers with switchable memory
Conference
·
Sat Dec 31 23:00:00 EST 1983
· J. Parallel Distrib. Comput.; (United States)
·
OSTI ID:6679053