A flexible 128 channel silicon strip detector instrumentation integrated circuit with sparse data readout

Conference · Mon Feb 01 04:00:00 EST 1988 · IEEE Trans. Nucl. Sci.; (United States)

OSTI ID:7029599

Kleinfelder, S A; Carithers, Jr, W C; Ely, Jr, R P; Haber, C; Kirsten, F; Spieler, H G

A new full custom CMOS integrated circuit for silicon strip detector systems has been design, fabricated and tested. The I.C. contains 128 parallel data acquisition channels and considerable peripheral circuitry. Each channel consists of a low noise, low power charge sensitive amplifier, a multi-stage auto-balanced comparator, an analog multiplexer, nearest neighbor logic, priority search logic and a share of a position encoding read-only memory. The analog system can subtract both detector pedestal and leakage current on a channel by channel basis. A key feature of this design is the inclusion of on-chip sparse read-out circuitry, which allows efficient management of low occupancy events. Designed for use at the Collider Detector Facility (CDF) at Fermilab, it is suitable for large scale silicon detector systems where a large, dense array of fast, low power electronics is required.

• Research Organization: Lawrence Berkeley Lab., Berkeley, CA (US)
• OSTI ID: 7029599
• Report Number(s): CONF-871006-
• Conference Information: Journal Name: IEEE Trans. Nucl. Sci.; (United States) Journal Volume: 35:1
• Country of Publication: United States
• Language: English

Related Subjects

42 ENGINEERING
420800* -- Engineering-- Electronic Circuits & Devices-- (-1989)
43 PARTICLE ACCELERATORS
430303 -- Particle Accelerators-- Experimental Facilities & Equipment
ACCELERATORS
AMPLIFIERS
CDF
ELECTRONIC CIRCUITS
ELECTRONIC EQUIPMENT
EQUIPMENT
INTEGRATED CIRCUITS
MEMORY DEVICES
MICROELECTRONIC CIRCUITS