Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

DIS: an architecture for fast lisp execution

Thesis/Dissertation ·
OSTI ID:6984117
DIS is an architecture for very fast execution of LISP and other artificial intelligence languages. The DIS architecture uses a number of functional units controlled by a wide (256 bit) instruction. A simulator, compiler,and optimizer were constructed for the DIS architecture. A simulated 100-nanosecond cycle time single-processor DIS machine appears to run LISP on the order of twice as fast as a CRAY-1, and on the order of ten to fifteen times faster than other LISP-directed architectures.
Research Organization:
Rensselaer Polytechnic Inst., Troy, NY (USA)
OSTI ID:
6984117
Country of Publication:
United States
Language:
English

Similar Records

Architectural approaches to the design of LISP-oriented reduced-instruction set machines
Thesis/Dissertation · Wed Dec 31 23:00:00 EST 1986 · OSTI ID:5635029

Direct execution of LISP on a list-directed architecture
Conference · Sun Feb 28 23:00:00 EST 1982 · Comput. Archit. News; (United States) · OSTI ID:6438618

The architecture of lisp machines
Journal Article · Sat Feb 28 23:00:00 EST 1987 · Computer; (United States) · OSTI ID:6684161