Design, implementation, and evaluation of an abstract programming and communications interface for a network of transputers. Master's thesis
Technical Report
·
OSTI ID:6850531
This thesis presents the design, implementation, and evaluation of two abstracted programming and communication interfaces for developing distributed programs on a network of Transputers. One interface uses a shared-memory model for interprocess communication and synchronization. The other interface uses a message-passing model for communication and synchronization. The programming interfaces allow development of distributed programs that are independent of the physical configuration of a network. This thesis also presents an evaluation of Transputer performance with a particular emphasis on the interaction of computation and inter-Transputer communication. The Transputer is a single-chip microprocessor specifically designed to function as a computing element in a distributed multicomputer system. As the transistor was a building block for large and varied electronic circuits, the Transputer is intended by the manufacturer to be an analogous building block for distributed computing systems. To facilitate the use of the Transputer as an element in a distributed system, the Transputer implements the concept of Communicating Sequential Processes. Communicating Sequential Processes is a paradigm defines and describes the interaction of programs that execute in parallel (as is the case in a distributed system).
- Research Organization:
- Naval Postgraduate School, Monterey, CA (USA)
- OSTI ID:
- 6850531
- Report Number(s):
- AD-A-197507/7/XAB
- Country of Publication:
- United States
- Language:
- English
Similar Records
Design, implementation, building, and evaluation of a Torus Double Transitive Closure Network of Transputers. Master's thesis
Dynamic reconfiguration and link fault tolerance in a transputer network. Master's thesis
Evaluation of work-distribution algorithms and hardware topologies in a multi-transputer network. Master's thesis
Technical Report
·
Wed Jun 01 00:00:00 EDT 1988
·
OSTI ID:6865614
Dynamic reconfiguration and link fault tolerance in a transputer network. Master's thesis
Technical Report
·
Thu Jun 01 00:00:00 EDT 1989
·
OSTI ID:7083934
Evaluation of work-distribution algorithms and hardware topologies in a multi-transputer network. Master's thesis
Technical Report
·
Wed Jun 01 00:00:00 EDT 1988
·
OSTI ID:6642171
Related Subjects
99 GENERAL AND MISCELLANEOUS
990210 -- Supercomputers-- (1987-1989)
990300* -- Information Handling
COMPUTER NETWORKS
COMPUTERS
DATA PROCESSING
DIGITAL COMPUTERS
DISTRIBUTED DATA PROCESSING
ELECTRONIC CIRCUITS
INTERFACES
MEMORY DEVICES
MICROELECTRONIC CIRCUITS
MICROPROCESSORS
PHYSICAL PROPERTIES
PROCESSING
PROGRAMMING LANGUAGES
SEMICONDUCTOR DEVICES
SUPERCOMPUTERS
TRANSISTORS
990210 -- Supercomputers-- (1987-1989)
990300* -- Information Handling
COMPUTER NETWORKS
COMPUTERS
DATA PROCESSING
DIGITAL COMPUTERS
DISTRIBUTED DATA PROCESSING
ELECTRONIC CIRCUITS
INTERFACES
MEMORY DEVICES
MICROELECTRONIC CIRCUITS
MICROPROCESSORS
PHYSICAL PROPERTIES
PROCESSING
PROGRAMMING LANGUAGES
SEMICONDUCTOR DEVICES
SUPERCOMPUTERS
TRANSISTORS