68000 based modular multiprocessor system: design a simulation analysis
Thesis/Dissertation
·
OSTI ID:6842397
A modular multiprocessor system is designed and one cluster of the system is simulated to predict performance measures and to conduct experiments. The Image Multiprocessor System, IMPS, will be used mainly for image processing applications and other related applications. The main design goals are modularity and flexibility, high computing power, fast data transmission, low cost/performance ratio, and reduced chip count. The system consists of four clusters with four processors in each cluster. Moreover, there is a supervisory processor module that supervises the operation of the system, checks the end of operation of processors, and runs the control program of the entire system. Each processor has its own local memory which is used basically for storing the application program. The local memories can be accessed by any processor in the system. Every cluster in the system has a Global Bus which is Versabus compatible. There is a hardware circuitry for each processing element that generates a Global Bus Request when the Global Bus or the Common Memory is needed. The arbitration discipline used in the design of the global and the supervisory arbiters is the Fixed Statis Non-preemptive Priority scheme. Communication inside the cluster is achieved by a Global Bus and intercluster communication is handled by the supervisory bus. All arbiters and most of the combinational circuits used in the system are designed by using Programmable Array Logic (PAL) devices.
- Research Organization:
- Ohio State Univ., Columbus (USA)
- OSTI ID:
- 6842397
- Country of Publication:
- United States
- Language:
- English
Similar Records
Communication structure for a multiprocessor computer with distributed global memory
Fair dynamic arbitration for a multiprocessor communications bus
Tightly coupled multiprocessor system speeds memory-access times
Book
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:5421498
Fair dynamic arbitration for a multiprocessor communications bus
Journal Article
·
Wed Sep 01 00:00:00 EDT 1982
· Comput. Archit. News; (United States)
·
OSTI ID:5001010
Tightly coupled multiprocessor system speeds memory-access times
Journal Article
·
Wed Jan 11 23:00:00 EST 1984
· Electronics; (United States)
·
OSTI ID:5211025